DESIGN GUIDELINES
6.3.11. JTAG INTERFACE
The STPC integrates a JTAG interface for scan-
chain and on-board testing. The only external
Figure 6-16. Typical JTAG implementation
device needed are the pull up resistors. Figure 6-
16 describes a typical implementation using these
devices.
TCLK
TDO
TMS
TDI
TRST
STPC
3V3 3V3 3V3 3V3
Connector
10 9
87
65
43
21
76/93
Release 1.5 - January 29, 2002