AD9260AS(2000) View Datasheet(PDF) - Analog Devices

Part Name

Description

Manufacturer

AD9260AS
(Rev.:2000)

High-Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate

Analog Devices 

AD9260

The scaling is accomplished by properly attaching an external

resistor to the BIAS pin of the AD9260 as shown in Table IX.

REXT is normally 2 kΩ for a clock speed of 20 MHz and scales

inversely with clock rate. Because BIAS is an external pin, mini-

mization of capacitance to this pin is recommended in order to

prevent instability of the bias pin amplifier.

AVDD

4R

3R

MODE PIN

LATCH

ENCODED MODE

2R

130

FULL BIAS-2k⍀

110

90

HALF BIAS-4k⍀

70

50

QUARTER BIAS-8k⍀

30

5

10

15

20

SAMPLE RATE – MSPS

Figure 64. IAVDD vs. Sample Rate (AVDD = +5 V,

Mode 1×–4×)

CLOCK

R

AVSS

Figure 62. Simplified Mode Pin Circuitry

BIAS CURRENT

1V

BIAS PIN

REXT

Figure 63. Simplified Bias Pin Circuitry

POWER DISSIPATION CONSIDERATIONS

The power dissipation of the AD9260 is dependent on its

application-specific configuration and operating conditions.

The analog power dissipation as shown in Figure 64 is primarily

a function of its power bias setting and sample rate. It remains

insensitive to the particular input waveform being digitized or

digital filter MODE setting. The digital power dissipation is

primarily a function of the digital supply setting (i.e., +3 V to

+5 V), the sample rate and, to a lesser extent, the MODE setting

and input waveform. Figures 65a and 65b show the total current

dissipation of the “combined” digital (DVDD) and digital driver

supply (DRVDD) for +3 V and +5 V supplies. Note, DVDD

and DRVDD are typically derived from the same supply bus

since no degradation in performance results. A 1 MHz full-

scale sine wave was used to ensure maximum digital activity in

the digital filters and the digital drivers had a fanout of one.

Note also that a twofold decrease in digital supply current re-

sults when the digital supply is reduced form +5 V to +3 V.

16

8؋

4؋

14

12

1؋

10

2؋

8

6

4

2

0

5

10

15

20

SAMPLE RATE – MSPS

Figure 65a. IDVDD/IDRVDD vs. Sample Rate (DVDD = DRVDD =

3 V, fIN = 1 MHz)

30

8؋

4؋

25

20

1؋

15

2؋

10

5

0

5

10

15

20

SAMPLE RATE – MSPS

Figure 65b. IDVDD/IDRVDD vs. Sample Rate (DVDD = DRVDD

= 5 V, fIN = 1 MHz)

REV. B

–27–

Share Link: