PSD913G3V-B-90UI View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
PSD913G3V-B-90UI Datasheet PDF : 94 Pages
| |||
Preliminary Information
PSD9XX Family
Microcontroller Interface – PSD9XX AC/DC Parameters
(5V ± 10% Versions)
Flash Program, Write and Erase Times (5 V ± 10%)
Symbol
Parameter
Min Typ
t WHQV3
t WHQV2
t WHQV1
t WHWLO
t Q7VQV
Flash Bulk Erase (Preprogrammed to 00) (Note 1)
Flash Bulk Erase (Not Preprogrammed)
Sector Erase (Preprogrammed to 00)
Sector Erase (Not Preprogrammed)
Byte Program
Program/Erase Cycles (Per Sector)
Sector Erase Time-Out
DQ7 Valid to Output (DQ7-0) Valid
(Data Polling) (Note 2)
3
5
1
2.2
14
100,000
100
NOTE: 1. Programmed to all zeros before erase.
2. The polling status DQ7 is valid tQ7VQV ns before the data byte DQ0-7 is valid for reading.
Max
30
30
1200
Unit
sec
sec
sec
sec
µs
cycles
µs
30
ns
ISC Timing (5 V ± 10%)
-70
-90
-15
Symbol
Parameter
Conditions Min Max Min Max Min Max Unit
t ISCCF
TCK Clock Frequency
(except for PLD)
(Note 1)
20
18
14 MHz
tISCCH TCK Clock High Time
(Note 1) 23
26
31
ns
t ISCCL
TCK Clock Low Time
(Note 1) 23
26
31
ns
tISCCF-P TCK Clock Frequency (for PLD only) (Note 2)
2
2
2 MHz
tISCCH-P TCK Clock High Time(for PLD only) (Note 2) 240
240
240
ns
tISCCL-P TCK Clock Low Time(for PLD only) (Note 2) 240
240
240
ns
tISCPSU ISC Port Set Up Time
7
8
10
ns
t ISCPH
ISC Port Hold Up Time
5
5
5
ns
tISCPCO ISC Port Clock to Output
21
23
25 ns
t ISCPZV
ISC Port High-Impedance to
Valid Output
21
23
25 ns
t ISCPVZ
ISC Port Valid Output to
High-Impedance
21
23
25 ns
NOTES: 1. For “non-PLD” programming, erase or in ISC by-pass mode.
2. For program or erase PLD only.
71
Share Link: 