ST72E121J4D0 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72E121J4D0

8-BIT MCU WITH 8 TO 16K OTP/EPROM, 384 TO 512 BYTES RAM, WDG, SCI, SPI AND 2 TIMERS

STMicroelectronics 

ST72E121 ST72T121

16-BIT TIMER (Cont’d)

4.3.3.4 Output Compare

In this section, the index, i, may be 1 or 2.

This function can be used to control an output

waveform or indicating when a period of time has

elapsed.

When a match is found between the Output Com-

pare register and the free running counter, the out-

put compare function:

– Assigns pins with a programmable value if the

OCIE bit is set

– Sets a flag in the status register

– Generates an interrupt if enabled

Two 16-bit registers Output Compare Register 1

(OC1R) and Output Compare Register 2 (OC2R)

contain the value to be compared to the free run-

ning counter each timer clock cycle.

OCiR

MS Byte

OCiHR

LS Byte

OCiLR

These registers are readable and writable and are

not affected by the timer hardware. A reset event

changes the OCiR value to 8000h.

Timing resolution is one count of the free running

counter: (fCPU/(CC1.CC0)).

Procedure:

To use the output compare function, select the fol-

lowing in the CR2 register:

– Set the OCiE bit if an output is needed then the

OCMPi pin is dedicated to the output compare i

function.

– Select the timer clock (CC1-CC0) (see Table

14).

And select the following in the CR1 register:

– Select the OLVLi bit to applied to the OCMPi pins

after the match occurs.

– Set the OCIE bit to generate an interrupt if it is

needed.

When a match is found:

– OCFi bit is set.

– The OCMPi pin takes OLVLi bit value (OCMPi

pin latch is forced low during reset and stays low

until valid compares change it to a high level).

– A timer interrupt is generated if the OCIE bit is

set in the CR2 register and the I bit is cleared in

the CC register (CC).

The OCiR register value required for a specific tim-

ing application can be calculated using the follow-

ing formula:

∆ OCiR =

∆t * fCPU

PRESC

Where:

∆t

= Desired output compare period (in sec-

onds)

fCPU = Internal clock frequency

PRESC = Timer prescaler factor (2, 4 or 8 de-

pending on CC1-CC0 bits, see Table

14)

Clearing the output compare interrupt request is

done by:

1. Reading the SR register while the OCFi bit is

set.

2. An access (read or write) to the OCiLR register.

The following procedure is recommended to pre-

vent the OCFi bit from being set between the time

it is read and the write to the OCiR register:

– Write to the OCiHR register (further compares

are inhibited).

– Read the SR register (first step of the clearance

of the OCFi bit, which may be already set).

– Write to the OCiLR register (enables the output

compare function and clears the OCFi bit).

Notes:

1. After a processor write cycle to the OCiHR reg-

ister, the output compare function is inhibited

until the OCiLR register is also written.

2. If the OCiE bit is not set, the OCMPi pin is a

general I/O port and the OLVLi bit will not

appear when a match is found but an interrupt

could be generated if the OCIE bit is set.

3. When the clock is divided by 2, OCFi and

OCMPi are set while the counter value equals

the OCiR register value (see Figure 28, on

page 40). This behaviour is the same in OPM

or PWM mode.

When the clock is divided by 4, 8 or in external

clock mode, OCFi and OCMPi are set while the

counter value equals the OCiR register value

plus 1 (see Figure 29, on page 40).

4. The output compare functions can be used both

for generating external events on the OCMPi

pins even if the input capture mode is also

used.

5. The value in the 16-bit OCiR register and the

OLVi bit should be changed after each suc-

cessful comparison in order to control an output

waveform or establish a new elapsed timeout.

39/92

39

Share Link: