PIC16LF1827T-E/SS View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC16LF1827T-E/SS
Microchip Technology
PIC16LF1827T-E/SS Datasheet PDF : 406 Pages
| |||
PIC16F/LF1826/27
TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)
Address Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bank 4
200h(2) INDF0
201h(2) INDF1
202h(2)
203h(2)
204h(2)
205h(2)
206h(2)
207h(2)
208h(2)
209h(2)
20Ah(2)
20Bh(2)
PCL
STATUS
FSR0L
FSR0H
FSR1L
FSR1H
BSR
WREG
PCLATH
INTCON
Addressing this location uses contents of FSR0H/FSR0L to address data memory
(not a physical register)
Addressing this location uses contents of FSR1H/FSR1L to address data memory
(not a physical register)
Program Counter (PC) Least Significant Byte
—
—
—
TO
PD
Z
Indirect Data Memory Address 0 Low Pointer
Indirect Data Memory Address 0 High Pointer
Indirect Data Memory Address 1 Low Pointer
Indirect Data Memory Address 1 High Pointer
—
—
—
BSR4
BSR3
BSR2
Working Register
—
Write Buffer for the upper 7 bits of the Program Counter
GIE
PEIE
TMR0IE
INTE
IOCIE
TMR0IF
DC
BSR1
INTF
20Ch WPUA
—
—
WPUA5
—
—
—
—
20Dh WPUB
WPUB7
WPUB6
WPUB5
WPUB4 WPUB3 WPUB2 WPUB1
20Eh
—
Unimplemented
20Fh
—
Unimplemented
210h
—
Unimplemented
211h
SSP1BUF Synchronous Serial Port Receive Buffer/Transmit Register
212h
SSP1ADD
ADD7
ADD6
ADD5
ADD4
ADD3
ADD2
ADD1
213h
SSP1MSK
MSK7
MSK6
MSK5
MSK4
MSK3
MSK2
MSK1
214h
SSP1STAT
SMP
CKE
D/A
P
S
R/W
UA
215h
SSP1CON1
WCOL
SSPOV
SSPEN
CKP
SSPM3 SSPM2 SSPM1
216h
SSP1CON2
GCEN ACKSTAT ACKDT
ACKEN
RCEN
PEN
RSEN
217h
SSP1CON3 ACKTIM
PCIE
SCIE
BOEN
SDAHT SBCDE AHEN
218h
219h
21Ah
21Bh
21Ch
21Dh
21Eh
21Fh
—
Unimplemented
SSP2BUF(1) Synchronous Serial Port Receive Buffer/Transmit Register
SSP2ADD(1)
ADD7
ADD6
ADD5
ADD4
ADD3
SSP2MSK(1)
MSK7
MSK6
MSK5
MSK4
MSK3
SSP2STAT(1)
SMP
CKE
D/A
P
S
SSP2CON1(1) WCOL
SSPOV
SSPEN
CKP
SSPM3
SSP2CON2(1) GCEN
ACKSTAT
ACKDT
ACKEN
RCEN
SSP2CON3(1) ACKTIM
PCIE
SCIE
BOEN
SDAHT
ADD2
MSK2
R/W
SSPM2
PEN
SBCDE
ADD1
MSK1
UA
SSPM1
RSEN
AHEN
Legend:
Note 1:
2:
x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.
Shaded locations are unimplemented, read as ‘0’.
PIC16F/LF1827 only.
These registers can be addressed from any bank.
Bit 0
Value on:
POR, BOR
Value on all
other
Resets
xxxx xxxx xxxx xxxx
xxxx xxxx xxxx xxxx
0000 0000 0000 0000
C
---1 1000 ---q quuu
0000 0000 uuuu uuuu
0000 0000 0000 0000
0000 0000 uuuu uuuu
BSR0
0000 0000 0000 0000
---0 0000 ---0 0000
0000 0000 uuuu uuuu
IOCIF
—
WPUB0
-000 0000 -000 0000
0000 000x 0000 000u
--1- ---- --1- ----
1111 1111 1111 1111
—
—
—
—
—
—
ADD0
MSK0
BF
SSPM0
SEN
DHEN
xxxx xxxx uuuu uuuu
0000 0000 0000 0000
1111 1111 1111 1111
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
—
—
ADD0
MSK0
BF
SSPM0
SEN
DHEN
xxxx xxxx uuuu uuuu
0000 0000 0000 0000
1111 1111 1111 1111
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
0000 0000 0000 0000
DS41391C-page 34
Preliminary
2010 Microchip Technology Inc.
Share Link: 