AD5749ACPZ-RL7(Rev0) View Datasheet(PDF) - Analog Devices
Part Name
Description
Manufacturer
AD5749ACPZ-RL7
(Rev.:Rev0)
(Rev.:Rev0)
Analog Devices
AD5749ACPZ-RL7 Datasheet PDF : 28 Pages
| |||
AD5749
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
SDO/VFAULT 1
CLRSEL 2
CLEAR 3
DVCC 4
GND 5
SYNC/RSET 6
SCLK/OUTEN 7
SDIN/R0 8
PIN 1
INDICATOR
AD5749
TOP VIEW
(Not to Scale)
24 DNC
23 DNC
22 GND
21 GND
20 DNC
19 DNC
18 IOUT
17 AVDD
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE IS TIED TO GND.
Figure 4. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
SDO/VFAULT
Serial Data Output (SDO). In software mode, this pin is used to clock data from the input shift register in
readback mode. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
This pin is a CMOS output.
2
CLRSEL
In hardware or software mode, this pin selects the clear value, either zero scale or midscale. In software
mode, this pin is implemented as a logic OR with the internal CLRSEL bit.
3
CLEAR
Active High Input. Asserting this pin sets the output current to zero-scale code or midscale of range
selected (user selectable). CLEAR is a logic OR with the internal CLEAR bit. See the Asynchronous Clear
(CLEAR) section for more details.
4
DVCC
Digital Power Supply.
5
GND
Ground Connection.
6
SYNC/RSET
Positive Edge-Sensitive Latch (SYNC). In software mode, a rising edge parallel loads the input shift
register data into the AD5749 and also updates the output.
Resistor Select (RSET). In hardware mode, this pin selects whether the internal or the external current
sense resistor is used.
If RSET = 0, the external sense resistor is chosen.
If RSET = 1, the internal sense resistor is chosen.
7
SCLK/OUTEN Serial Clock Input (SCLK). In software mode, data is clocked into the input shift register on the falling
edge of SCLK. This pin operates at clock speeds up to 50 MHz.
Output Enable (OUTEN). In hardware mode, this pin acts as an output enable pin.
8
SDIN/R0
Serial Data Input (SDIN). In software mode, data must be valid on the falling edge of SCLK.
Range Decode Bit (R0). In hardware mode, this pin, in conjunction with R1, R2, and R3, selects the output
current range setting on the part.
9
AD2/R1
Device Addressing Bit (AD2). In software mode, this pin, in conjunction with AD0 and AD1, allows up to
eight devices to be addressed on one bus.
Range Decode Bit (R1). In hardware mode, this pin, in conjunction with R0, R2, and R3, selects the output
current range setting on the part.
10
AD1/R2
Device Addressing Bit (AD1). In software mode, this pin, in conjunction with AD0 and AD2, allows up to
eight devices to be addressed on one bus.
Range Decode Bit (R2). In hardware mode, this pin, in conjunction with R0, R1, and R3, selects the output
current range setting on the part.
11
AD0/R3
Device Addressing Bit (AD0). In software mode, this pin, in conjunction with AD1 and AD2, allows up to
eight devices to be addressed on one bus.
Range Decode Bit (R3). In hardware mode, this pin, in conjunction with R0, R1, and R2, selects the output
current range setting on the part.
Rev. 0 | Page 8 of 28
Share Link: 