DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ADE3700SX View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
ADE3700SX Datasheet PDF : 89 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
FM Frequency Synthesizer
ADE3700
Table 4: Global Registers (Sheet 4 of 4)
Register Name
GLBL_INCLK_GATE_CTRL
GLBL_DK_SRST
GLBL_OSD_POWER_CTRL
GLBL_DOTCLK_GATE_CTRL
Addr.
0x0022
0x0040
0x0041
0x0042
mode Bits
[7:3]
R/W
[2]
R/W
[1]
R/W
[0]
[7]
R/W
[6]
R/W
[5]
R/W
[4]
R/W
[3]
R/W
[2]
R/W
[1]
R/W
[0]
[7:1]
R/W
[0]
[7:5]
R/W
[4]
R/W
[3]
R/W
[2]
R/W
[1]
R/W
[0]
Default
Description
0x0
Reserved
0x1
Enable DFT clock
0x1
Enable DMEAS clock
0x1
Enable INCLK to I2C registers
0x0
Reserved
0x0
PGEN block reset synchronous to
DOTCLK
0x0
OMUX block reset synchronous to
DOTCLK
0x0
APC block reset synchronous to DOTCLK
0x0
OSD block reset synchronous to DOTCLK
0x0
GAMMA block reset synchronous to
DOTCLK
0x0
OSQ block reset synchronous to DOTCLK
0x0
SCALE block reset synchronous to
DOTCLK
0x0
Reserved
0x0
OSD bypass (when clock disabled)
0x0
Reserved
0x1
Enable FLK clock
0x1
Enable TCON clock
0x1
Enable OSD clock
0x1
Enable PGEN clock
0x1
Enable DOTCLK to I2C registers
2.2 FM Frequency Synthesizer
The FM Frequency Synthesizer can create a clock up to eight times the crystal input clock using a
digital frequency synthesizer. The modulation period and amplitude are directly controlled by I2C
registers. The I2C interface runs in the LLK_CTRL clock domain, which must be active for access.
The relationship of the output frequency (fOUT) to the 32-bit phase_rate value and the crystal
frequency (fXCLK) is:
fOUT = fXCLK * 227+NDIV / phase_rate
where fOUT and fXCLK are in MHz.
The maximum output frequency of the FM frequency synthesizer is fXTAL x 2(2+NDIV).
Note that native duty cycle of the FM frequency synthesizer is not 50/50, so it is recommended to
either enable the divide-by-two in the fm synthesizer block for frequencies up to fXCLK x 2(1+NDIV)
(typically 108 MHz) or set the output mux to a double wide output mode for pixel clocks above
fXCLK x 2(1+NDIV). This will ensure a 50% duty clock on the output.
16/89

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]