Table 35. Overriding Signals for Alternate Functions in PC3..PC0(1)
Signal Name
PUOE
PUOV
DDOE
DDOV
PVOE
PC3/A11
SRE • (XMM<5)
0
SRE • (XMM<5)
1
SRE • (XMM<5)
PC2/A10
SRE • (XMM<6)
0
SRE • (XMM<6)
1
SRE • (XMM<6)
PC1/A9
SRE • (XMM<7)
0
SRE • (XMM<7)
1
SRE • (XMM<7)
PVOV
A11
A10
A9
DIEOE
0
0
0
DIEOV
0
0
0
DI
–
–
–
AIO
–
–
–
Note: 1. XMM = 0 in ATmega103 compatibility mode.
PC0/A8
SRE • (XMM<7)
0
SRE • (XMM<7)
1
SRE • (XMM<7)
A8
0
0
–
–
Alternate Functions of Port D The Port D pins with alternate functions are shown in Table 36.
Table 36. Port D Pins Alternate Functions
Port Pin
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
Alternate Function
T2 (Timer/Counter2 Clock Input)
T1 (Timer/Counter1 Clock Input)
XCK1(1) (USART1 External Clock Input/Output)
IC1 (Timer/Counter1 Input Capture Trigger)
INT3/TXD1(1) (External Interrupt3 Input or UART1 Transmit Pin)
INT2/RXD1(1) (External Interrupt2 Input or UART1 Receive Pin)
INT1/SDA(1) (External Interrupt1 Input or TWI Serial DAta)
INT0/SCL(1) (External Interrupt0 Input or TWI Serial CLock)
Note: 1. XCK1, TXD1, RXD1, SDA, and SCL not applicable in ATmega103 compatibility
mode.
The alternate pin configuration is as follows:
• T2 – Port D, Bit 7
T2, Timer/Counter2 Counter Source.
• T1 – Port D, Bit 6
T1, Timer/Counter1 Counter Source.
• XCK1 – Port D, Bit 5
XCK1, USART1 External Clock. The Data Direction Register (DDD5) controls whether
the clock is output (DDD5 set) or input (DDD5 cleared). The XCK1 pin is active only
when the USART1 operates in synchronous mode.
76 ATmega64(L)
2490G–AVR–03/04