C8051F045 View Datasheet(PDF) - Silicon Laboratories
Part Name
Description
Manufacturer
C8051F045 Datasheet PDF : 328 Pages
| |||
C8051F040/1/2/3/4/5/6/7
Master
Device
RX
TX
Slave
Device
RX
TX
Slave
Device
RX
TX
Slave
Device
+5V
RX
TX
Figure 21.7. UART Multi-Processor Mode Interconnect Diagram
21.5. Frame and Transmission Error Detection
All Modes:
The Transmit Collision bit (TXCOL0 bit in register SSTA0) reads '1' if user software writes data to the
SBUF0 register while a transmit is in progress.
Modes 1, 2, and 3:
The Receive Overrun bit (RXOV0 in register SSTA0) reads '1' if a new data byte is latched into the receive
buffer before software has read the previous byte. The Frame Error bit (FE0 in register SSTA0) reads '1' if
an invalid (low) STOP bit is detected.
272
Rev. 1.5
Share Link: 