PIC10F220IP(2006) View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC10F220IP Datasheet PDF : 78 Pages
| |||
PIC10F220/222
BTFSS
Bit Test f, Skip if Set
Syntax:
[ label ] BTFSS f,b
Operands:
0 ≤ f ≤ 31
0≤b<7
Operation:
skip if (f<b>) = 1
Status Affected: None
Description:
If bit ‘b’ in register ‘f’ is ‘1’, then the
next instruction is skipped.
If bit ‘b’ is ‘1’, then the next instruc-
tion fetched during the current
instruction execution, is discarded
and a NOP is executed instead,
making this a 2-cycle instruction.
CALL
Subroutine Call
Syntax:
[ label ] CALL k
Operands:
0 ≤ k ≤ 255
Operation:
(PC) + 1→ Top of Stack;
k → PC<7:0>;
(Status<6:5>) → PC<10:9>;
0 → PC<8>
Status Affected: None
Description:
Subroutine call. First, return
address (PC + 1) is pushed onto
the stack. The eight-bit immediate
address is loaded into PC bits
<7:0>. The upper bits PC<10:9>
are loaded from STATUS<6:5>,
PC<8> is cleared. CALL is a two-
cycle instruction.
CLRF
Clear f
Syntax:
[ label ] CLRF f
Operands:
0 ≤ f ≤ 31
Operation:
00h → (f);
1→Z
Status Affected: Z
Description:
The contents of register ‘f’ are
cleared and the Z bit is set.
CLRW
Clear W
Syntax:
[ label ] CLRW
Operands:
None
Operation:
00h → (W);
1→Z
Status Affected: Z
Description:
The W register is cleared. Zero bit
(Z) is set.
CLRWDT
Clear Watchdog Timer
Syntax:
[ label ] CLRWDT k
Operands:
None
Operation:
00h → WDT;
0 → WDT prescaler (if assigned);
1 → TO;
1 → PD
Status Affected: TO, PD
Description:
The CLRWDT instruction resets the
WDT. It also resets the prescaler, if
the prescaler is assigned to the
WDT and not Timer0. Status bits
TO and PD are set.
COMF
Complement f
Syntax:
[ label ] COMF f,d
Operands:
0 ≤ f ≤ 31
d ∈ [0,1]
Operation:
(f) → (dest)
Status Affected: Z
Description:
The contents of register ‘f’ are
complemented. If ‘d’ is ‘0’, the
result is stored in the W register. If
‘d’ is ‘1’, the result is stored back in
register ‘f’.
DS41270B-page 46
Preliminary
© 2006 Microchip Technology Inc.
Share Link: 