PIC12F617T-EMD View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC12F617T-EMD

8-Pin Flash-Based, 8-Bit CMOS Microcontrollers

Microchip Technology 

PIC12F609/615/617/12HV609/615

12.4.2 TIMER0 INTERRUPT

An overflow (FFh  00h) in the TMR0 register will set

the T0IF bit of the INTCON register. The interrupt can

be enabled/disabled by setting/clearing T0IE bit of the

INTCON register. See Section 6.0 “Timer0 Module”

for operation of the Timer0 module.

FIGURE 12-7:

INTERRUPT LOGIC

12.4.3 GPIO INTERRUPT-ON-CHANGE

An input change on GPIO sets the GPIF bit of the

INTCON register. The interrupt can be enabled/

disabled by setting/clearing the GPIE bit of the

INTCON register. Plus, individual pins can be

configured through the IOC register.

Note:

If a change on the I/O pin should occur

when any GPIO operation is being

executed, then the GPIF interrupt flag may

not get set.

IOC-GP0

IOC0

IOC-GP1

IOC1

IOC-GP2

IOC2

IOC-GP3

IOC3

IOC-GP4

IOC4

IOC-GP5

IOC5

(615/617

only)

TMR2IF

TMR2IE

TMR1IF

TMR1IE

CMIF

CMIE

(615/617 only) ADIF

ADIE

(615/617

only)

CCP1IF

CCP1IE

T0IF

T0IE

INTF

INTE

GPIF

GPIE

PEIE

GIE

Wake-up (If in Sleep mode)(1)

Interrupt to CPU

Note 1:

Some peripherals depend upon the system clock for

operation. Since the system clock is suspended during Sleep, only

those peripherals which do not depend upon the system clock will wake

the part from Sleep. See Section 12.7.1 “Wake-up from Sleep”.

 2010 Microchip Technology Inc.

DS41302D-page 119

Share Link: