PIC16C77X
FIGURE 15-13: PARALLEL SLAVE PORT TIMING (PIC16C774)
RE2/CS
RE0/RD
RE1/WR
65
RD7:RD0
64
Note: Refer to Figure 15-3 for load conditions.
62
63
TABLE 15-14 PARALLEL SLAVE PORT REQUIREMENTS (PIC16C774)
Parameter
No.
Sym Characteristic
Min Typ† Max Units Conditions
62*
TdtV2wrH Data in valid before WR or CS (setup time)
20 — — ns
25 — — ns Extended
Temperature
Range Only
63*
TwrH2dtI WR or CS to data–in invalid (hold time) PIC16C774
20 — — ns
PIC16LC774
35 — — ns
64*
TrdL2dtV RD and CS to data–out valid
— — 80 ns
— — 90 ns Extended
Temperature
Range Only
65*
TrdH2dtI RD or CS to data–out invalid
10 — 30 ns
* These parameters are characterized but not tested.
† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
DS30275B-page 170
Advance Information
1999-2013 Microchip Technology Inc.