PIC16F688T-I/ST View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC16F688T-I/ST

14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

Microchip Technology 

PIC16F688

11.2.4 BROWN-OUT RESET (BOR)

The BOREN0 and BOREN1 bits in the Configuration

Word register selects one of four BOR modes. Two

modes have been added to allow software or hardware

control of the BOR enable. When BOREN<1:0> = 01,

the SBOREN bit of the PCON register enables/disables

the BOR, allowing it to be controlled in software. By

selecting BOREN<1:0>, the BOR is automatically

disabled in Sleep to conserve power and enabled on

wake-up. In this mode, the SBOREN bit is disabled.

See Register 11-1 for the Configuration Word

definition.

If VDD falls below VBOD for greater than parameter

(TBOD) (see Section 14.0 “Electrical Specifica-

tions”), the Brown-out situation will reset the device.

This will occur regardless of VDD slew rate. A Reset is

not insured to occur if VDD falls below VBOD for less

than parameter (TBOD).

On any Reset (Power-on, Brown-out Reset, Watchdog

Timer, etc.), the chip will remain in Reset until VDD rises

above VBOD (see Figure 11-3). The Power-up Timer

will now be invoked, if enabled and will keep the chip in

Reset an additional 64 ms.

Note:

The Power-up Timer is enabled by the

PWRTE bit in the Configuration Word

register.

If VDD drops below VBOD while the Power-up Timer is

running, the chip will go back into a Brown-out Reset

and the Power-up Timer will be re-initialized. Once VDD

rises above VBOD, the Power-up Timer will execute a

64 ms Reset.

FIGURE 11-3:

BROWN-OUT SITUATIONS

VDD

Internal

Reset

VDD

64 ms(1)

Internal

Reset

< 64 ms

64 ms(1)

VDD

Internal

Reset

64 ms(1)

Note 1: 64 ms delay only if PWRTE bit is programmed to ‘0’.

VBOD

VBOD

VBOD

DS41203D-page 114

© 2007 Microchip Technology Inc.

Share Link: