DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC18LF1320-I/SOSQTP View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
PIC18LF1320-I/SOSQTP Datasheet PDF : 308 Pages
First Prev 201 202 203 204 205 206 207 208 209 210 Next Last
PIC18F1220/1320
CLRF
Clear f
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
[ label ] CLRF f [,a]
0 f 255
a [0,1]
000h f
1Z
Z
0110 101a ffff ffff
Clears the contents of the specified
register. If ‘a’ is ‘0’, the Access
Bank will be selected, overriding
the BSR value. If ‘a’ = 1, then the
bank will be selected as per the
BSR value (default).
1
Cycles:
1
Q Cycle Activity:
Q1
Q2
Decode
Read
register ‘f’
Q3
Process
Data
Q4
Write
register ‘f’
Example:
CLRF
Before Instruction
FLAG_REG =
After Instruction
FLAG_REG =
FLAG_REG
0x5A
0x00
CLRWDT
Clear Watchdog Timer
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
[ label ] CLRWDT
None
000h WDT,
000h WDT postscaler,
1 TO,
1 PD
TO, PD
0000 0000 0000 0100
CLRWDT instruction resets the
Watchdog Timer. It also resets the
postscaler of the WDT. Status bits,
TO and PD, are set.
1
1
Q Cycle Activity:
Q1
Q2
Decode
No
operation
Q3
Process
Data
Q4
No
operation
Example:
CLRWDT
Before Instruction
WDT Counter
=
After Instruction
WDT Counter
=
WDT Postscaler =
TO
=
PD
=
?
0x00
0
1
1
© 2007 Microchip Technology Inc.
DS39605F-page 207

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]