PIC18LF2431-I/ML View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC18LF2431-I/ML
Microchip Technology
PIC18LF2431-I/ML Datasheet PDF : 392 Pages
| |||
PIC18F2331/2431/4331/4431
SLEEP
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Q1
Decode
Enter Sleep Mode
[ label ] SLEEP
None
00h WDT,
0 WDT postscaler,
1 TO,
0 PD
TO, PD
0000 0000 0000 0011
The Power-Down status bit (PD) is
cleared. The Time-out status bit (TO)
is set. Watchdog Timer and its post-
scaler are cleared.
The processor is put into Sleep mode
with the oscillator stopped.
1
1
Q2
No
operation
Q3
Process
Data
Q4
Go to
Sleep
Example:
SLEEP
Before Instruction
TO = ?
PD = ?
After Instruction
TO = 1 †
PD = 0
† If WDT causes wake-up, this bit is cleared.
SUBFWB
Subtract f from W with Borrow
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Q1
Decode
[ label ] SUBFWB f [,d [,a]]
0 f 255
d [0,1]
a [0,1]
(W) – (f) – (C) dest
N, OV, C, DC, Z
0101 01da ffff ffff
Subtract register, ‘f’, and the Carry flag
(borrow) from W (2’s complement
method). If ‘d’ is ‘0’, the result is stored
in W. If ‘d’ is ‘1’, the result is stored in
register, ‘f’. If ‘a’ is ‘0’, the Access Bank
will be selected, overriding the BSR
value. If ‘a’ is ‘1’, then the bank will be
selected as per the BSR value.
1
1
Q2
Read
register ‘f’
Q3
Process
Data
Q4
Write to
destination
Example 1:
SUBFWB REG
Before Instruction
REG =
W
=
C
=
After Instruction
REG =
W
=
C
=
Z
=
N
=
0x03
0x02
0x01
0xFF
0x02
0x00
0x00
0x01
; result is negative
Example 2:
SUBFWB REG, 0, 0
Before Instruction
REG = 2
W
=5
C
=1
After Instruction
REG = 2
W
=3
C
=1
Z
=0
N
=0
; result is positive
Example 3:
SUBFWB REG, 1, 0
Before Instruction
REG = 1
W
=2
C
=0
After Instruction
REG = 0
W
=2
C
=1
Z
=1
N
=0
; result is zero
DS39616D-page 318
2010 Microchip Technology Inc.
Share Link: 