DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST72334J4T(2003) View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
ST72334J4T Datasheet PDF : 153 Pages
First Prev 81 82 83 84 85 86 87 88 89 90 Next Last
ST72334J/N, ST72314J/N, ST72124J
SERIAL COMMUNICATIONS INTERFACE (Cont’d)
14.5.5 Functional Description
14.5.5.1 Serial Data Format
The block diagram of the Serial Control Interface,
is shown in Figure 1.. It contains 6 dedicated reg-
isters:
Word length may be selected as being either 8 or 9
bits by programming the M bit in the CR1 register
(see Figure 1.).
– Two control registers (CR1 & CR2)
The TDO pin is in low state during the start bit.
– A status register (SR)
The TDO pin is in high state during the stop bit.
– A baud rate register (BRR)
– An extended prescaler receiver register (ERPR)
– An extended prescaler transmitter register (ETPR)
Refer to the register descriptions in Section 0.1.8
for the definitions of each bit.
An Idle character is interpreted as an entire frame
of “1”s followed by the start bit of the next frame
which contains data.
A Break character is interpreted on receiving “0”s
for some multiple of the frame period. At the end of
the last break frame the transmitter inserts an ex-
tra “1” bit to acknowledge the start bit.
Transmission and reception are driven by their
own baud rate generator.
Figure 49. Word length programming
9-bit Word length (M bit is set)
Data Frame
Possible
Parity
Bit
Next Data Frame
Next
Start
Bit Bit0
Bit1 Bit2
Bit3
Bit4 Bit5
Bit6
Bit7 Bit8
Stop
Bit
Start
Bit
Idle Frame
Start
Bit
Break Frame
Extra Start
’1’ Bit
8-bit Word length (M bit is reset)
Possible
Next Data Frame
Data Frame
Parity
Bit
Next
Start
Bit Bit0
Bit1 Bit2 Bit3
Bit4 Bit5
Bit6
Bit7
Stop
Bit
Start
Bit
Idle Frame
Start
Bit
Break Frame
Extra
’1’
Start
Bit
87/153

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]