ST62T28C/E28C
RESETS (Cont’d)
Table 6. Register Reset Status
Register
Port Data Registers
Port Direction Register
Port Option Register
Interrupt Option Register
TIMER Status/Control
Address(es)
0C0h to 0C3h
0C4h to 0C7h
0CCh to 0CFh
0C8h
0D4h
AR TIMER Mode/Control Register
AR TIMER Status/Control Register 0
AR TIMER Status/Control Register 1
X, Y, V, W, Register
Accumulator
Data RAM
Data RAM Page Register
Data ROM Window Register
A/D Result Register
ARTIMER Reload/Capture Register
ARTIMER Compare Registers
ARTIMER Load Registers
TIMER Counter Register
TIMER Prescaler Register
Watchdog Counter Register
A/D Control Register
UART Status Control
0E5h
0E6h
0E7h
080H TO 083H
0FFh
084h to 0BFh
0CBh
0C9h
0D0h
0E9h
0EAh
0EBh
0D3h
0D2h
0D8h
0D1h
0D7h
Status
00h
Comment
I/O are Input with or without pull-up
depending on PORT PULL option
Interrupt disabled
TIMER disabled
AR TIMER disabled
Undefined
FFh
7Fh
Max count loaded
FEh
40h
A/D in Stand-by
UART disabled
22/84
22