ST72372J4T1 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72372J4T1

8-BIT MCUs WITH 16K ROM/OTP/EPROM, 512 BYTES RAM, ADC, DAC (PWM), TIMER, I2C AND SCI

STMicroelectronics 

ST72371/ST72372

WATCHDOG TIMER (Cont’d)

4.2.3 Functional Description

The counter value stored in the CR register (bits

T6:T0), is decremented every 49,152 machine cy-

cles, and the length of the timeout period can be

programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set)

and when the 7-bit timer (bits T6:T0) rolls over

from 40h to 3Fh (T6 become cleared), it initiates a

reset cycle pulling low the reset pin for typically

500ns.

The application program must write in the CR reg-

ister at regular intervals during normal operation to

prevent an MCU reset. The value to stored in the

CR register must be between FFh and C0h (see

Table 1):

– The WDGA bit is set (watchdog enabled)

– The T6 bit is set to prevent generating an imme-

diate reset

– The T5:T0 bits contain the number of increments

which represents the time delay before the

watchdog produces a reset.

Table 12. Watchdog Timing (fCPU = 8 MHz)

CR Register

initial value

WDG timeout period

(ms)

Max

FFh

393.216

Min

C0h

6.144

The T6 bit can be used to generate a software re-

set (the WDGA bit is set and the T6 bit is cleared).

If the watchdog is activated, the HALT instruction

will generate a Reset.

4.2.4 Register Description

CONTROL REGISTER (CR)

Read/ Write

Reset Value: 0111 1111 (7Fh)

7

0

WDGA T6 T5 T4 T3 T2 T1 T0

Bit 7= WDGA Activation bit.

This bit is set by software and only cleared by

hardware after a reset. When WDGA = 1, the

watchdog can generate a reset.

0: Watchdog disabled

1: Watchdog enabled

Bit 6:0 = T[6:0] 7-bit timer (MSB to LSB).

These bits contain the decremented value. A reset

is produced when it rolls over from 40h to 3Fh (T6

become cleared) if WDGA=1.

Notes: Following a reset, the watchdog is disa-

bled. Once activated it cannot be disabled, except

by a reset.

Table 13. WDG Register Map

Address

(Hex.)

Register

Name

7

6

5

4

3

2

1

0

0C

Reset Value

CR

WDGA

T6

0

1

T5

1

T4

1

T3

1

T2

T1

1

1

T0

1

31/94

Share Link: