ST72521
Table 33. Product Evolution Summary
Section
Limitation
15.2.1
15.2.2
15.2.3
15.2.4
15.2.5
15.2.6
15.2.7
15.2.8
15.2.9
15.2.9
15.2.9
15.2.9
15.3.1
15.3.2
15.3.3
15.4.1
EXTERNAL RC OPTION
CSS FUNCTION
SAFE CONNECTION OF OSC1/OSC2 PINS
UNEXPECTED RESET FETCH
INTERNAL RC OSCILLATOR WITH LVD
READ-OUT PROTECTION WITH LVD
16-BIT TIMER PWM MODE
I/O BEHAVIOUR DURING ICC MODE ENTRY
CAN OMITTED SOF BIT
CAN RECEPTION/TRANSMISSION FRAME CORRUPTION
(MULTI CYCLE)
CAN UNEXPECTED MESSAGE TRANSMISSION
CAN BUS-OFF STATE NOT ENTERED
EXTERNAL CLOCK WITH PLL
LVD STARTUP BEHAVIOUR
I/O PORT D CONFIGURATION
LVD OPERATION
Silicon Rev.
FLASH Devices
ROM
Devices
Previous
Rev “S”
Current
Revs “R”
& “Q”
Current
Rev “W”
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
q
N/A
q
q
q
q
q
q
q
q
q
q
r
q
q
r
q
q
r
q
q
r
q
q
r
r
Legend: Limitation present = q; Limitation not present = r.
209/211