STLC5432 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
STLC5432 Datasheet PDF : 46 Pages
| |||
STLC5432
9.12 PCR1: PRS Counter Register 1
7
1
P0/6
0
P6 P5 P4 P3 P2 P1 P0
After Reset = 80H
7 less significant bits of the Pseudo Random
Counter Register.
IT 0/2
Error Rate Inhibition Threshold of WER
IT 0/2 bits give the threshold of deactivating
the indication of Alarm. Per default, WER is
set at ”0” when 12 or less erroneous
Frame Alignment Words are detected.
The Alarm deactivation requires the confir-
mation of the condition for the following 2 sec.
9.13 PCR2: PRS Counter Register 2
7
0
1 P13 P12 P11 P10 P9 P8 P7
After Reset = 80H
P7/13 7 most significant bits of the PseudoRandom
Counter Register.
PCR1 and PCR2 are two registers associated to
Pseudo Random Sequence Counter.
When the Pseudo Random Sequence Analyser is
validated, the counter indicates the number of er-
roneus bits received after the synchronisation of
the Pseudo Random Sequence.
Number of erroneous
IT2 IT1 IT0
Frame Alignment words
received during 2 seconds
0
0
0
8
0
0
1
9
0
1
0
10
0
1
1
12
1
0
0
14
1
0
1
16
1
1
0
20
1
1
1
24
NB: If the threshold value of deactivating the indi-
cation of Alarm is superior to threshold value of
activating the indication of Alarm, then the value
of deactivating is irrelevant.
9.14 ERTR: Error Rate Threshold Register
7
0
1 IT2 IT1 IT0 VT3 VT2 VT1 VT0
After Reset = B8H
VT 0/3 Error Rate Validation Threshold of WER.
VT0/3 bits give the threshold of activating
the indication of Alarm for erroneous Frame
Alignment words.
WER is set to ”1” only if the fault condition
is confirmed within the following 2 seconds.
Number of erroneous
VT3
VT2
VT1
VT0
Frame Alignement
words received during
2 seconds
0
0
0
0
16
0
0
0
1
18
0
0
1
0
20
0
0
1
1
22
0
1
0
0
24
0
1
0
1
26
0
1
1
0
28
0
1
1
1
30
1
0
0
0
32
1
0
0
1
36
1
0
1
0
40
1
0
1
1
44
1
1
0
0
48
1
1
0
1
52
1
1
1
0
56
1
1
1
1
60
9.15 TS0RR: Time Slot Zero Received Register
7
0
1
0
0 Sa4R Sa5R Sa6R Sa7R Sa8R
After Reset 80H
Sa4R to Sa8R Bits 4 to 8 of the odd Time Slot
Zero (Sa4 to Sa8) received from the
line. During reframe time, these bit
are at ”1”. Sa4R to Sa8R fix the
contentof TS0RR in accordancewith
CR8 Register and bit POLSa (CR6
register)
9.16 Sa6RR: Sa6 Bits Receive Register
7
0
1 0 AR Sa5R Sa61R Sa62R Sa63R Sa64R
After Reset = 9FH
Sa61R to Sa64R
These four bits are received from Sa6 subchan-
nel.
When a new word constituted by these four bits is
detected in accordance with SaT (CR6 Regis-
ters), a Sa6R interrupt is generated (a new word
can occur each millisecond).
Sa5R. Thisbit is the same asSa5R in TS0RR register.
AR A bit received. It’s the same bit than the AR
bit of ALR register (see 9.2).
17/46
Share Link: 