STM1403
DC and AC parameters
Table 6. DC and AC characteristics (continued)
Alter-
Sym
native
Description
Test condition(1)
Min
Typ
Max Unit
Reset thresholds
VRST(9)
Reset threshold
trec
RST pulse width
Push-button reset input
VCC falling
3.00
3.075 3.15 V
T
VCC rising
3.00
3.085 3.17 V
VCC falling
2.85
2.925 3.00 V
S
VCC rising
2.85
2.935 3.02 V
VCC falling
2.55
2.625 2.70 V
R
VCC rising
2.55
2.635 2.72 V
140
200
280 ms
tMLMH tMR MR pulse width
100
ns
tMLRL tMRD MR to RST output delay
60
500 ns
1. Valid for ambient operating temperature: TA = –40 to 85°C; VCC = VRST (max) to 3.6 V; and VBAT = 2.8 V (except where
noted); typical values are for 3.3 V and 25°C.
2. VCC supply current, logic input leakage, push-button reset functionality, PFI functionality, state of RST tested at
VBAT = 3.6 V, and VCC = 3.6 V. The state of RST and PFO is tested at VCC = VCC (min). VBAT is voltage measured at the
pin.
3. Tested at VBAT = 3.6 V, VCC = 3.5 V and 0 V.
4. Guaranteed by design.
5. The leakage current measured on the RST, SAL, PFO, and BLD pins are tested with the output not asserted (output high
impedance).
6. When VBAT > VCC > VSW, VOUT remains connected to VCC until VCC drops below VSW.
7. When VSW > VCC > VBAT, VOUT remains connected to VCC until VCC drops below the battery voltage (VBAT) – 75 mV.
8. Maximum external capacitive load on VREF pin cannot exceed 1nF.
9. The reset threshold tolerance is wider for VCC rising than for VCC falling due to the 10 mV (typ) hysteresis, which prevents
internal oscillation.
27/35