TS2012FC View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

TS2012FC

Filter-free flip-chip stereo 2x2.5 W class D audio power amplifer

STMicroelectronics 

TS2012FC

Application information

is too high, a TS2012 breakdown. For filtering low frequency noise signals on the power line,

you can use a capacitor a CS1 capacitor of 4.7 µF or greater.

In addition, even if a ceramic capacitor has an adequate high frequency ESR (equivalent

series resistance) value, its current capability is also important. A 0603 size is a good

compromise, particularly when a 4 Ω load is used.

Another important parameter is the rated voltage of the capacitor. A 1 µF/6.3 V capacitor

used at 5 V, loses about 50% of its value. With a power supply voltage of 5 V, the decoupling

value, instead of 1 µF, could be reduced to 0.5 µF. As CS has particular influence on the

THD+N in the medium to high frequency region, this capacitor variation becomes decisive.

In addition, less decoupling means higher overshoots which can be problematic if they reach

the power supply AMR value (6 V).

4.6

Wake-up time (tWU) and shutdown time (tSTBY)

During the wake-up sequence when the standby is released to set the device ON, there is a

delay. The wake-up sequence of the TS2012 consists of two phases. During the first phase

tWU-A, a digitally generated delay mutes the outputs. Then, the gain increasing phase tWU-A

begins. The gain increases smoothly form the mute state to the preset gain selected by the

digital pins G0 and G1. This startup sequence allows to avoid any pop noise during startup

of the amplifier. See Figure 37: Wake-up phase.

Figure 37. Wake-up phase.

STBY

Level

HI

STBY

LO STBY

Gain

Mute

Mute

tWU-A

Gain increasing Preset gain

G = 24dB

G = 18dB

G = 12dB

G = 6dB

tWU

tWU-B

Time

Time

When the standby command is set, the time required to set the output stage into high

impedance and to put the internal circuitry in shutdown mode is called the standby time.

This time is used to decrease the gain from its nominal value set by the digital pins G0 and

G1 to mute and avoid any pop noise during shutdown. The gain decreases smoothly until

the outputs are muted. See Figure 38: Shutdown phase

23/31

Share Link: