Thermal map
AN3233
To directly check the efficiency of the SR stage, a thermal map of the SR daughterboard has
also been taken. As seen, the temperature of both rectifier MOSFETs is below 70 °C,
confirming that heatsinking is not required and confirming that the SR solution implemented
allows a significant secondary side board dimension squeezing.
Figure 22. Thermal map SR daughterboard - full load
Table 4. Daughterboard thermal map reference points
Point
Reference
SP1
Q501
SP2
Q502
Description
SR MOSFET
SR MOSFET
20/35
Doc ID 17595 Rev 1