R5F211B2DSP View Datasheet(PDF) - Renesas Electronics

Part Name

Description

Manufacturer

R5F211B2DSP

Renesas Electronics

R5F211B2DSP Datasheet PDF : 339 Pages

First Prev 171 172 173 174 175 176 177 178 179 180 Next Last

R8C/1A Group, R8C/1B Group

15. Serial Interface

15.1.1 Polarity Select Function

Figure 15.8 shows the Transfer Clock Polarity. Use the CKPOL bit in the U0C0 register to select the transfer

clock polarity.

• When the CKPOL bit in the U0C0 register = 0 (output transmit data at the falling

edge and input the receive data at the rising edge of the transfer clock)

CLK0(1)

TXD0

RXD0

• When the CKPOL bit in the U0C0 register = 1 (output transmit data at the rising

edge and input receive data at the falling edge of the transfer clock)

CLK0(2)

TXD0

RXD0

Figure 15.8

NOTES :

1. When not transferring, the CLK0 pin level is “H”.

2. When not transferring, the CLK0 pin level is “L”.

Transfer Clock Polarity

15.1.2 LSB First/MSB First Select Function

Figure 15.9 shows the Transfer Format. Use the UFORM bit in the U0C0 register to select the transfer format.

• When UFORM bit in U0C0 register = 0 (LSB first)(1)

CLK0

TXD0

RXD0

• When UFORM bit in U0C0 register = 1 (MSB first)(1)

CLK0

TXD0

RXD0

Figure 15.9

NOTE :

1. The above applies when the CKPOL bit in the U0C0 register is

set to 0 (output transmit data at the falling edge and input receive

data at the rising edge of the transfer clock).

Transfer Format

Rev.1.30 Dec 08, 2006 Page 161 of 315

REJ09B0252-0130

Share Link: