PSD3XX Family
12.0
Control Signals
(cont.)
Table 8B. Internal PSD Signal States During and Just After Reset
Component
Internal Signal
State During
Internal Signal
Reset
Internal
Signal State
During
Power-Down
PAD A and PAD B
CS0-CS10
CSADIN,
CSADOUT1,
CSADOUT2,
CSIOPORT,
ES0-ES7, RS0
Logic 1 (inactive) Per CS Equations
Logic 0 (inactive)
Per equations
for each
internal signal
All registers in CSIOPORT
address space, including:
Direction
Data
Page
N/A
Logic 0 in all bit of Logic 0 until
all registers changed by MCU
PMR (turbo bit,
ZPSD3XX only)
t(s) NOTE: N/A = Not Applicable
uc Figure 8. The Reset Cycle (RESET) (ZPSD3XXV Versions)
te Prod VIH
ole VIL
bs 500 ns
Obsolete Product(s) - O RESET LOW
500 ns
RESET HIGH
ZPSD3XXV
IS OPERATIONAL
25