DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCP795W22T-I/SL View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
MCP795W22T-I/SL
Microchip
Microchip Technology 
MCP795W22T-I/SL Datasheet PDF : 54 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MCP795W1X/MCP795W2X
REGISTER 5-12: EVENT DETECT 0X0B
R/W
EVHIF
bit 7
R/W
EVLIF
bit 6
R/W
EVEN1
bit 5
R/W
EVEN0
bit 4
R/W
EVWDT
bit 3
R/W
EVLDB
bit 2
R/W
EVHS1
bit 1
R/W
EVHS0
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
bit 7
bit 6
bit 5:4
bit 3
bit 2
bit 1-0
EVHIF: High-Speed Event Interrupt Flag bit
When the configured number of high-speed events has occurred, the IRQ pin is asserted and the
EVHIF bit is set in hardware. To clear the interrupt and the IRQ pin the EVHIF bit must be cleared in
software.
EVLIF: Low-Speed Event Interrupt Flag bit
When an event occurs on the low-speed pin, this IRQ pin is asserted and the EVLIF bit is set. This bit
must be cleared by software to reset the module and clear the IRQ pin.
EVEN<1:0>: Event Detect Configuration bits
These two bits determine what combination of the high and low-speed modules are enabled.
- 00 – Both modules are Off
- 01 – Low-speed module enabled, high speed disabled
- 10 – Low-speed module disabled, high speed enabled
- 11 – Both modules are enabled
EVWDT: EVHS Watchdog Timer Reset Enable bit
Setting this bit overrides any setting for the High-Speed Event Detection and allows the EVHS pin to
clear the Watchdog Timer. This is edge triggered. Either an H-L or L-H transition will clear the WDT.
EVLDB: Low-Speed Event Detect Debounce Configuration bit
This is the Low-Speed Event Debounce setting. Depending on the state of this bit, the low-speed pin
will have to remain at the same state for the following periods to be considered valid.
- 0 – 31.25 ms
- 1 – 500 ms
EVHS<1:0>: High-Speed Event Detect Configuration bits
Determines how many high-speed events must occur before the EVHIF bit is set.
All of these events must occur within 250 ms (based on the uncalibrated 32.768 kHz clock).
- 00 – 1st Event
- 01 – 4th Event
- 10 – 16th Event
- 11 – 32nd Event
Note 1: Please see Section 9.1.4, Event Detection for more information.
2011-2012 Microchip Technology Inc.
Preliminary
DS22280C-page 17

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]