DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MCP795W22T-I/SL View Datasheet(PDF) - Microchip Technology

Part Name
Description
Manufacturer
MCP795W22T-I/SL
Microchip
Microchip Technology 
MCP795W22T-I/SL Datasheet PDF : 54 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
MCP795W1X/MCP795W2X
9.1.7 POWER-FAIL TIME-STAMP
The MCP795WXX family of RTCC devices feature a
power-fail time-stamp feature. This feature will save the
time at which VCC crosses the VTRIP voltage and is
shown in Figure 9-4. To use this feature, a VBAT supply
must be present and the oscillator must also be
running. There are two separate sets of registers that
are used to record this information:
• The first set located at 0x18h through 0x1Bh are
loaded at the time when VCC falls below VTRIP
and the RTCC operates on the VBAT. The VBAT
(register 0x03h bit 4) bit is also set at this time.
FIGURE 9-4:
POWER-FAIL GRAPH
VCC
VTRIP(max)
• The second set of registers, located at 0x1Ch
through 0x1Fh, are loaded at the time when VCC
is restored and the RTCC switches to VCC.
The power-fail time-stamp registers are cleared when
the VBAT bit is cleared in software.
Note:
It is strongly recommended that the time-
saver function only be used when the
oscillator is running. This will ensure
accurate functionality.
VTRIP(min)
Power-Down
Time-Stamp
Power-Up
Time-Stamp
9.1.8
READ STATUS REGISTER
(SRREAD)
The Read Status Register (SRREAD) instruction
provides access to the STATUS register. The STATUS
register may be read at any time, even during a write
cycle. The STATUS register is formatted as follows:
7
654 3
2
1
0
— — — — R/W R/W R
R
X X X X BP1 BP0 WEL WIP
The Write-In-Process (WIP) bit indicates whether the
MCP795WXX is busy with a nonvolatile memory write
operation. When set to a ‘1’, a write is in progress,
when set to a ‘0’, no write is in progress. This bit is
read-only.
The Write Enable Latch (WEL) bit indicates the
status of the write enable latch. When set to a ‘1’, the
latch allows writes to the nonvolatile memory, when
set to a ‘0’, the latch prohibits writes to the nonvolatile
memory. The state of this bit can always be updated
via the WREN or WRDI commands, regardless of the
state of write protection on the STATUS register. This
bit is read-only.
The Block Protection (BP0 and BP1) bits indicate
which blocks are currently write-protected. These bits
are set by the user issuing the WRSR instruction. These
bits are nonvolatile.
See Figure 9-5 for the RDSR timing sequence.
2011-2012 Microchip Technology Inc.
Preliminary
DS22280C-page 33

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]