DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT90PWM2B-16SU View Datasheet(PDF) - Atmel Corporation

Part Name
Description
Manufacturer
AT90PWM2B-16SU Datasheet PDF : 365 Pages
First Prev 161 162 163 164 165 166 167 168 169 170 Next Last
AT90PWM2/3/2B/3B
16.25.6
Output Compare SB Register – OCRnSBH and OCRnSBL
Bit
Read/Write
Initial Value
7
6
5
4
3
OCRnSB[7:0]
W
W
W
W
W
0
0
0
0
0
2
1
OCRnSB[11:8]
W
W
0
0
0
OCRnSBH
OCRnSBL
W
0
16.25.7
Output Compare RB Register – OCRnRBH and OCRnRBL
Bit
Read/Write
Initial Value
7
6
5
4
3
2
1
0
OCRnRB[15:12]
OCRnRB[11:8]
OCRnRBH
OCRnRB[7:0]
OCRnRBL
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
Note : n = 0 to 2 according to PSC number.
The Output Compare Registers RA, RB, SA and SB contain a 12-bit value that is continuously
compared with the PSC counter value. A match can be used to generate an Output Compare
interrupt, or to generate a waveform output on the associated pin.
The Output Compare Registers RB contains also a 4-bit value that is used for the flank width
modulation.
The Output Compare Registers are 16bit and 12-bit in size. To ensure that both the high and low
bytes are written simultaneously when the CPU writes to these registers, the access is per-
formed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by
all the other 16-bit registers.
16.25.8 PSC 0 Configuration Register – PCNF0
Bit
Read/Write
Initial Value
7
PFIFTY0
R/W
0
6
PALOCK0
R/W
0
5
PLOCK0
R/W
0
4
PMODE01
R/W
0
3
PMODE00
R/W
0
2
POP0
R/W
0
1
PCLKSEL0
R/W
0
0
-
R/W
0
PCNF0
16.25.9 PSC 1 Configuration Register – PCNF1
Bit
Read/Write
Initial Value
7
PFIFTY1
R/W
0
6
PALOCK1
R/W
0
5
PLOCK1
R/W
0
4
PMODE11
R/W
0
3
PMODE10
R/W
0
2
POP1
R/W
0
1
PCLKSEL1
R/W
0
0
-
R/W
0
PCNF1
16.25.10 PSC 2 Configuration Register – PCNF2
Bit
Read/Write
Initial Value
7
PFIFTY2
R/W
0
6
PALOCK2
R/W
0
5
PLOCK2
R/W
0
4
PMODE21
R/W
0
3
PMODE20
R/W
0
2
POP2
R/W
0
1
PCLKSEL2
R/W
0
0
POME2
R/W
0
The PSC n Configuration Register is used to configure the running mode of the PSC.
PCNF2
• Bit 7 - PFIFTYn: PSC n Fifty
Writing this bit to one, set the PSC in a fifty percent mode where only OCRnRBH/L and OCRn-
SBH/L are used. They are duplicated in OCRnRAH/L and OCRnSAH/L during the update of
OCRnRBH/L. This feature is useful to perform fifty percent waveforms.
4317K–AVR–03/2013
165

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]