ST7PLIT115BF1M3 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7PLIT115BF1M3

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI

STMicroelectronics 

ST7LITE1xB

OPERATING CONDITIONS (Cont’d)

The RC oscillator and PLL characteristics are temperature-dependent and are grouped in four tables.

13.3.5.1 Devices with ‘”6” or “3”order code suffix (tested for TA = -40 to +125°C) @ VDD = 5V

Symbol

Parameter

Conditions

Min Typ Max Unit

fRC

ACCRC

IDD(RC)

tsu(RC)

fPLL

tLOCK

tSTAB

ACCPLL

tw(JIT)

JITPLL

IDD(PLL)

Internal RC oscillator fre- RCCR = FF (reset value), TA=25°C,VDD=5V

quency 1)

RCCR = RCCR02 ),TA=25°C,VDD=5V

992

TA=25°C,VDD=5V

-0.8

TA=25°C, VDD=4.5 to 5.5V3)

-1

Accuracy of Internal RC TA=25°C to +85°C,VDD=5V

-3

oscillator with

TA=25°C to +85°C,VDD=4.5 to 5.5V3)

-3.5

RCCR=RCCR02)

TA=85°C to +125°C,VDD=5V

-3.5

TA=85°C to +125°C,VDD=4.5 to 5.5V3)

-3.5

TA=-40 to +25°C, VDD=5V3)

-3

RC oscillator current con-

sumption

TA=25°C,VDD=5V

RC oscillator setup time

x8 PLL input clock

PLL Lock time5)

PLL Stabilization time5)

TA=25°C,VDD=5V

x8 PLL Accuracy

PLL jitter period 6)

fRC = 1MHz@TA=25°C,VDD=4.5 to 5.5V

fRC = 1MHz@TA=-40 to +85°C,VDD=5V

fRC = 1MHz

PLL jitter (ΔfCPU/fCPU)

PLL current consumption TA=25°C

700

1000

6003)

13)

2

4

0.14)

0.14)

120

17)

6003)

1008

+0.8

+1

+3

+3.5

+5

+6

+7

102)

kHz

%

%

%

%

%

%

%

μA

μs

MHz

ms

ms

%

%

µs

%

μA

Notes:

1. If the RC oscillator clock is selected, to improve clock stability and frequency accuracy, it is recommended to place a

decoupling capacitor, typically 100nF, between the VDD and VSS pins as close as possible to the ST7 device.

2. See “INTERNAL RC OSCILLATOR ADJUSTMENT” on page 23

3. Data based on characterization results, not tested in production

4. Averaged over a 4ms period. After the LOCKED bit is set, a period of tSTAB is required to reach ACCPLL accuracy.

5. After the LOCKED bit is set ACCPLL is max. 10% until tSTAB has elapsed. See Figure 13 on page 24.

6. This period is the phase servo loop period. During this period, the frequency remains unchanged.

7. Guaranteed by design.

115/159

Share Link: