ST72621L4M1(2002) View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72621L4M1
(Rev.:2002)

LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI

STMicroelectronics 

ST7262

Figure 18. Reset Timing Diagram

VDD

tDDR

OSCIN

fCPU

tOXOV

PC

RESET

FFFE FFFF

514 CPU

CLOCK

CYCLES

DELAY

Note: Refer to Electrical Characteristics for values of tDDR, tOXOV, VIT+ and VIT-.

Figure 19. Reset Block Diagram

VDD

RESET

RON

200ns

Filter

tw(RSTL)out + 128 fOSC

delay

PULSE

GENERATOR

INTERNAL

RESET

WATCHDOG RESET

LVD RESET

Note: The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad.

Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).

22/133

Share Link: