ST72621L4M1(2002) View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72621L4M1
(Rev.:2002)

LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI

STMicroelectronics 

ST7262

7.6 Interrupt Register

INTERRUPT REGISTER 1 (ITRFRE1)

Address: 0008h - Read/Write

Reset Value: 0000 0000 (00h)

7

0

IT8E IT7E IT6E IT5E IT4E IT3E IT2E IT1E

Bit 7:0 = ITiE Interrupt Enable

0: I/O pin free for general purpose I/O

1: ITi external interrupt enabled.

Note: The corresponding interrupt is generated

when:

– a rising edge occurs on the IT5/IT6 pins

– a falling edge occurs on the IT1, 2, 3, 4, 7 and 8

pins

Bit 5:4 = CTL[1:0] IT[10:9]1nterrupt Sensitivity

These bits are set and cleared by software. They

are used to configure the edge and level sensitivity

of the IT10 and IT9 external interrupt pins (this

means that both must have the same sensitivity).

CTL1

0

0

1

1

CTL0

0

1

0

1

IT[10:9] Sensitivity

Falling edge and low level

Rising edge only

Falling edge only

Rising and falling edge

Bit 3:0 = ITiE Interrupt Enable

0: I/O pin free for general purpose I/O

1: ITi external interrupt enabled.

INTERRUPT REGISTER 2 (ITRFRE2)

Address: 0039h - Read/Write

Reset Value: 0000 0000 (00h)

7

0

CTL3 CTL2 CTL1 CTL0 IT12E IT11E IT10E IT9E

Bit 7:6 = CTL[3:2] IT[12:11] Interrupt Sensitivity

These bits are set and cleared by software. They

are used to configure the edge and level sensitivity

of the IT12 and IT11 external interrupt pins (this

means that both must have the same sensitivity).

CTL3

0

0

1

1

CTL2

0

1

0

1

IT[12:11] Sensitivity

Falling edge and low level

Rising edge only

Falling edge only

Rising and falling edge

27/133

Share Link: