PSD834F5A-15UI View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

PSD834F5A-15UI

Flash in-system programmable (ISP) ipherals for 8-bit MCUs, 5 V

STMicroelectronics 

PSD8XXFX

Power management

Figure 31. APD unit

APD EN

PMMR0 BIT 1=1

TRANSITION

DETECTION

ALE

RESET

CSI

EDGE

DETECT

CLR PD

APD

COUNTER

PD

DISABLE BUS

INTERFACE

EEPROM SELECT

FLASH SELECT

PLD SRAM SELECT

CLKIN

POWER DOWN

(PDN) SELECT

t(s) DISABLE

FLASH/EEPROM/SRAM

AI02891

duc Table 30. PSD timing and standby current during Power-down mode

te Pro Mode

PLD propagation delay

Memory

access time

Access recovery time

to normal access

Typical standby current

5 V VCC

3 V VCC

le Power-down

Normal tPD(1)

No access

tLVDV

75 µA(2)

25 µA(2)

o 1. Power-down does not affect the operation of the PLD. The PLD operation in this mode is based only on the Turbo Bit.

bs 2. Typical current consumption assuming no PLD inputs are changing state and the PLD Turbo Bit is ’0.’

Product(s) - O 17.2

For users of the HC11 (or compatible)

The HC11 turns off its E clock when it sleeps. Therefore, if you are using an HC11 (or

compatible) in your design, and you wish to use the Power-down mode, you must not

connect the E clock to CLKIN (PD1). You should instead connect a crystal oscillator to

CLKIN (PD1). The crystal oscillator frequency must be less than 15 times the frequency of

AS. The reason for this is that if the frequency is greater than 15 times the frequency of AS,

the PSD keeps going into Power-down mode.

Obsolete 17.3

Other power saving options

The PSD offers other reduced power saving options that are independent of the Power-

down mode. Except for PSD Chip Select input (CSI, PD2) features, they are enabled by

setting bits in PMMR0 and PMMR2.

Doc ID 7833 Rev 7

81/128

Share Link: