Z8018X View Datasheet(PDF) - Zilog

Part Name

Description

Manufacturer

Z8018X

Family MPU

Zilog 

Z 8018x Fam ily

M PU Us e r M anual

284

RESET

RERSEESTE=T0= 1

RESET = 0

RESET = 0

NORMAL *1

EDnMdAofRDeMquAes*3t *2

BUSBRUESQRE=Q0= 1

DMA

BUS

RELEASE

REFRESH

Figure 94. Operation Mode Transition

* 1. NORMAL: CPU executes instructions normally in NORMALmode.

* 2. DMA request: DMA is requested in the following cases.

– DREQ0, DREQ1 = 0

memory to/from (memory mapped) I/0 DMA transfer

– b. DEO = 1 (memory to/from memory DMA transfer)

* 3. DMA end: DMA ends in the following cases:

UM005001-ZMP0400

Share Link: