DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LH28F800BGE-BL12 データシートの表示(PDF) - Sharp Electronics

部品番号
コンポーネント説明
メーカー
LH28F800BGE-BL12
Sharp
Sharp Electronics 
LH28F800BGE-BL12 Datasheet PDF : 43 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
LH28F800BG-L/BGH-L (FOR TSOP, CSP)
6.2.3 DC CHARACTERISTICS (contd.)
SYMBOL
PARAMETER
NOTE VCC = 2.7 to 3.6 V VCC = 5.0±0.5 V UNIT
MIN. MAX. MIN. MAX.
TEST
CONDITIONS
VIL Input Low Voltage
7 –0.5 0.8 –0.5 0.8 V
VIH Input High Voltage
VCC
VCC
7
2.0
2.0
V
+0.5
+0.5
VCC = VCC Min.
VOL Output Low Voltage
3, 7
0.4
0.45 V IOL = 5.8 mA (5 V)
IOL = 2.0 mA (3.3 V, 2.7 V)
Output High Voltage
VOH1 (TTL)
3, 7 2.4
VCC = VCC Min.
2.4
V IOH = –2.5 mA (5 V)
IOH = –2.0 mA (3.3 V, 2.7 V)
Output High Voltage
VOH2
(CMOS)
0.85
VCC
3, 7
VCC
– 0.4
0.85
VCC
VCC
– 0.4
VCC = VCC Min.
V
IOH = –2.5 mA
VCC = VCC Min.
V
IOH = –100 µA
VPP Lockout Voltage during
VPPLK
4, 7
1.5
Normal Operations
1.5 V
VPP Voltage during Word Write
VPPH1
or Block Erase Operations
2.7
3.6
—V
VPP Voltage during Word Write
VPPH2
or Block Erase Operations
4.5
5.5
4.5
5.5 V
VPP Voltage during Word Write
VPPH3
or Block Erase Operations
11.4 12.6 11.4 12.6 V
VLKO VCC Lockout Voltage
2.0
2.0
V
VHH RP# Unlock Voltage
8, 9 11.4 12.6 11.4 12.6 V Unavailable WP#
NOTES :
1. All currents are in RMS unless otherwise noted. Typical
values at nominal VCC voltage and TA = +25˚C. These
currents are valid for all product versions (packages and
speeds).
2. ICCWS and ICCES are specified with the device de-
selected. If reading or word writing in erase suspend
mode, the device’s current draw is the sum of ICCWS or
ICCES and ICCR or ICCW, respectively.
3. Includes RY/BY#.
4. Block erases and word writes are inhibited when VPP
VPPLK, and not guaranteed in the range between VPPLK
(max.) and VPPH1 (min.), between VPPH1 (max.) and
VPPH2 (min.), between VPPH2 (max.) and VPPH3 (min.),
and above VPPH3 (max.).
5. Automatic Power Saving (APS) reduces typical ICCR to
1 mA at 5 V VCC and 3 mA at 2.7 V and 3.3 V VCC in
static operation.
6. CMOS inputs are either VCC±0.2 V or GND±0.2 V. TTL
inputs are either VIL or VIH.
7. Sampled, not 100% tested.
8. Boot block erases and word writes are inhibited when
the corresponding RP# = VIH or WP# = VIL. Block erase
and word write operations are not guaranteed with VIH <
RP# < VHH and should not be attempted.
9. RP# connection to a VHH supply is allowed for a
maximum cumulative period of 80 hours.
- 26 -

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]