DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC16F1512T-E/SO データシートの表示(PDF) - Microchip Technology

部品番号
コンポーネント説明
メーカー
PIC16F1512T-E/SO
Microchip
Microchip Technology 
PIC16F1512T-E/SO Datasheet PDF : 360 Pages
First Prev 291 292 293 294 295 296 297 298 299 300 Next Last
PIC16(L)F1512/3
TABLE 25-9: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS
Standard Operating Conditions (unless otherwise stated)
Param
No.
Sym.
Characteristic
Min. Typ† Max. Units
Conditions
30
TMCL MCLR Pulse Width (low)
2
s
31
TWDTLP Low-Power Watchdog Timer
Time-out Period
32
TOST
Oscillator Start-up Timer Period(1), (2)
10
16
27
ms VDD = 3.3V-5V,
1:16 Prescaler used
— 1024 — Tosc (Note 3)
33*
TPWRT Power-up Timer Period, PWRTE = 0
40
65 140 ms
34*
TIOZ
I/O high-impedance from MCLR Low or —
2.0 s
Watchdog Timer Reset
35
VBOR Brown-out Reset Voltage
2.58 2.70 2.85 V BORV = 2.7V
2.35 2.45 2.57
1.80 1.9 2.11
V BORV = 2.45V for F devices only
V BORV = 1.9V for LF devices only
35A VLPBOR Low-Power Brown-out
1.8 2.1 2.5
V LPBOR = 1
36* VHYST Brown-out Reset Hysteresis
0
25
60 mV -40°C to +85°C
37* TBORDC Brown-out Reset DC Response Time
1
3
35
s VDD VBOR
*
Note 1:
2:
3:
4:
These parameters are characterized but not tested.
Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not
tested.
Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on
characterization data for that particular oscillator type under standard operating conditions with the device executing code.
Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current con-
sumption. All devices are tested to operate at “min” values with an external clock applied to the OSC1 pin. When an exter-
nal clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
By design.
Period of the slower clock.
To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible.
0.1 F and 0.01 F values in parallel are recommended.
FIGURE 25-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS
T0CKI
40
41
42
T1CKI
TMR0 or
TMR1
45
46
47
49
DS40001624C-page 300
2012-2014 Microchip Technology Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]