CS8952
AN1 pin
1
M
M
M
0
0
1
1
AN0 pin
M
0
1
M
0
1
0
1
Speed
10 Mb/s
100 Mb/s
100 Mb/s
100/10 Mb/s
10 Mb/s
10 Mb/s
100 Mb/s
100 Mb/s
Forced/Auto
Forced
Forced
Forced
Auto-Neg
Auto-Neg
Auto-Neg
Auto-Neg
Auto-Neg
Full/Half Duplex
Full
Half
Full
Full/Half
Half
Full
Half
Full
Auto-Negotiation may also be enabled and the advertised capabilities modified under software control
through bit 8 of the Basic Mode Control Register (address 00h), and bits 5, 6, 7, 8, and 10 of the Auto-
Negotiation Advertisement Register (address 04h).
These pins are pulled to ‘M’ through weak internal resistors (> 150 KΩ). Other values may be set by
tying them directly to VDD_MII or VSS, or through external 10 KΩ pull-up or pull-down resistors.
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
73