STM32F100RB(2010) Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

производитель

STM32F100RB
(Rev.:2010)

Low & medium-density value line, advanced ARM-based 32-bit MCU with 16 to 128 KB Flash, 12 timers, ADC, DAC & 8 comm interfaces

STMicroelectronics 

Electrical characteristics

STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB

5.3.17 DAC electrical specifications

Table 45. DAC characteristics

Symbol

Parameter

Min Typ Max(1) Unit

Comments

VDDA

Analog supply voltage

2.4

VREF+

Reference supply voltage

2.4

VSSA

Ground

0

RLOAD(2) Resistive load with buffer ON

5

RO(1)

Impedance output with buffer OFF

CLOAD(1) Capacitive load

DAC_OUT Lower DAC_OUT voltage with buffer

min(1)

ON

0.2

DAC_OUT Higher DAC_OUT voltage with buffer

max(1)

ON

DAC_OUT Lower DAC_OUT voltage with buffer

min(1)

OFF

0.5

DAC_OUT Higher DAC_OUT voltage with buffer

max(1)

OFF

IDDVREF+

DAC DC current consumption in

quiescent mode (Standby mode)

IDDA

DAC DC current consumption in

quiescent mode (Standby mode)

3.6

V

3.6

V

0

V

k

15

k

50

pF

V

VDDA –

0.2

V

VREF+ must always be below

VDDA

When the buffer is OFF, the

Minimum resistive load between

DAC_OUT and VSS to have a

1% accuracy is 1.5 M

Maximum capacitive load at

DAC_OUT pin (when the buffer

is ON).

It gives the maximum output

excursion of the DAC.

It corresponds to 12-bit input

code (0x0E0) to (0xF1C) at

VREF+ = 3.6 V and (0x155) and

(0xEAB) at VREF+ = 2.4 V

mV

VREF+

– 1LSB

V

220 µA

380 µA

480 µA

It gives the maximum output

excursion of the DAC.

With no load, worst code

(0xF1C) at VREF+ = 3.6 V in

terms of DC consumption on the

inputs

With no load, middle code

(0x800) on the inputs

With no load, worst code

(0xF1C) at VREF+ = 3.6 V in

terms of DC consumption on the

inputs

DNL(3)

Differential non linearity Difference

between two consecutive code-1LSB)

INL(3)

Integral non linearity (difference

between measured value at Code i

and the value at Code i on a line

drawn between Code 0 and last Code

1023)

±0.5

LSB

Given for the DAC in 10-bit

configuration

±2

LSB

Given for the DAC in 12-bit

configuration

±1

LSB

Given for the DAC in 10-bit

configuration

±4

LSB

Given for the DAC in 12-bit

configuration

70/84

Doc ID 16455 Rev 2

Share Link: