DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PIC16C925T-S/CL 查看數據表(PDF) - Microchip Technology

零件编号
产品描述 (功能)
生产厂家
PIC16C925T-S/CL
Microchip
Microchip Technology 
PIC16C925T-S/CL Datasheet PDF : 182 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
PIC16C925/926
3.0 READING PROGRAM MEMORY
The Program Memory is readable during normal oper-
ation over the entire VDD range. It is indirectly
addressed through Special Function Registers (SFR).
Up to 14-bit numbers can be stored in memory for use
as calibration parameters, serial numbers, packed 7-bit
ASCII, etc. Executing a program memory location con-
taining data that forms an invalid instruction results in a
NOP.
There are five SFRs used to read the program and
memory. These registers are:
PMCON1
PMDATA
PMDATH
PMADR
PMADRH
The program memory allows word reads. Program
memory access allows for checksum calculation and
reading calibration tables.
When interfacing to the program memory block, the
PMDATH:PMDATA registers form a two-byte word,
which holds the 14-bit data for reads. The
PMADRH:PMADR registers form a two-byte word,
which holds the 13-bit address of the location being
accessed. These devices can have from 4K words to
8K words of program memory, with an address range
from 0h to 3FFFh.
The unused upper bits in both the PMDATH and
PMADRH registers are not implemented and read as
0s.
3.1 PMADR
The address registers can address up to a maximum of
8K words of program memory.
When selecting a program address value, the MSByte
of the address is written to the PMADRH register and
the LSByte is written to the PMADR register. The upper
MSbits of PMADRH must always be clear.
3.2 PMCON1 Register
PMCON1 is the control register for memory accesses.
The control bit RD initiates read operations. This bit
cannot be cleared, only set, in software. It is cleared in
hardware at the completion of the read operation.
REGISTER 3-1: PMCON1 REGISTER (ADDRESS 10Ch)
R-1
U-0
U-0
U-0
r
bit 7
U-x
U-0
U-0
R/S-0
RD
bit 0
bit 7
bit 6-1
bit 0
Reserved: Read as 1
Unimplemented: Read as 0
RD: Read Control bit
1 = Initiates a read, RD is cleared in hardware. The RD bit can only be set (not cleared)
in software.
0 = Does not initiate a read
Legend:
R = Readable bit
- n = Value at POR reset
W = Writable bit
1= Bit is set
U = Unimplemented bit, read as 0
0= Bit is cleared x = Bit is unknown
2001 Microchip Technology Inc.
Preliminary
DS39544A-page 27

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]