PIC18LF1320-I/SOSQTP 查看數據表（PDF） - Microchip Technology
零件编号
产品描述 (功能)
生产厂家
PIC18LF1320-I/SOSQTP
Microchip Technology
PIC18LF1320-I/SOSQTP Datasheet PDF : 308 Pages
| |||
PIC18F1220/1320
BRA
Unconditional Branch
Syntax:
[ label ] BRA n
Operands:
-1024 ≤ n ≤ 1023
Operation:
(PC) + 2 + 2n → PC
Status Affected: None
Encoding:
1101 0nnn nnnn nnnn
Description:
Add the 2’s complement number
‘2n’ to the PC. Since the PC will
have incremented to fetch the next
instruction, the new address will be
PC + 2 + 2n. This instruction is a
two-cycle instruction.
Words:
1
Cycles:
2
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
No
operation
Read literal
‘n’
No
operation
Process
Data
No
operation
Write to PC
No
operation
Example:
HERE
Before Instruction
PC
=
After Instruction
PC
=
BRA Jump
address (HERE)
address (Jump)
BSF
Bit Set f
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
[ label ] BSF
0 ≤ f ≤ 255
0≤b≤7
a ∈ [0,1]
1 → f<b>
None
f,b[,a]
1000 bbba ffff ffff
Bit ‘b’ in register ‘f’ is set. If ‘a’ is ‘0’,
the Access Bank will be selected,
overriding the BSR value. If ‘a’ = 1,
then the bank will be selected as
per the BSR value.
1
1
Q Cycle Activity:
Q1
Q2
Decode
Read
register ‘f’
Q3
Process
Data
Q4
Write
register ‘f’
Example:
BSF
Before Instruction
FLAG_REG =
After Instruction
FLAG_REG =
FLAG_REG, 7
0x0A
0x8A
© 2007 Microchip Technology Inc.
DS39605F-page 203
Share Link: 