DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST92E163N4D0 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
ST92E163N4D0 Datasheet PDF : 224 Pages
First Prev 201 202 203 204 205 206 207 208 209 210 Next Last
ST92163 - ELECTRICAL CHARACTERISTICS
EXTERNAL INTERRUPT TIMING TABLE
(VDD = 3.0 - 5.5V (1), TA = 0°C + 70°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified)
N° Symbol
Parameter
Value (Note)
Fo rmul a(2)
Min
Unit
Max
1 TwINTLR Low Level Pulse Width in Rising Edge Mode
Tck+10
50
ns
2 TwINTHR High Level Pulse Width in Rising Edge Mode
Tck+10
50
ns
3 TwINTHF High Level Pulse Width in Falling Edge Mode
Tck+10
50
ns
4 TwINTLF Low Level Pulse Width in Falling Edge Mode
Tck+10
50
ns
Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period.
The value in the right hand two columns show the timing minimum and maximum for an internal clock at 24MHz (INTCLK).
(1) 3.0 - 4.0V voltage range is only available on devices with suffix L or V, with different frequency limitatio ns (L: 8 MHz, V: 16 MHz)
(2) Formula guaranteed by design.
Legend:
Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2;
2 x OSCIN period when OSCIN is divided by 2;
OSCIN period x PLL factor when the PLL is enabled.
EXTERNAL INTERRUPT TIMING
208/224

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]