Electrical characteristics
STM32F301x6 STM32F301x8
Typical and maximum current consumption
The MCU is placed under the following conditions:
All I/O pins are in input mode with a static value at VDD or VSS (no load)
All peripherals are disabled except when explicitly mentioned
The Flash memory access time is adjusted to the fHCLK frequency (0 wait state from 0
to 24 MHz,1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
When the peripherals are enabled fPCLK2 = fHCLK and fPCLK1 = fHCLK/2
When fHCLK > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or
HSE (8 MHz) in bypass mode.
The parameters given in Table 29 to Table 35 are derived from tests performed under
ambient temperature and supply voltage conditions summarized in Table 23.
Table 29. Typical and maximum current consumption from VDD supply at VDD = 3.6V
All peripherals enabled
All peripherals disabled
Symbol Parameter Conditions
fHCLK
Max @ TA(1)
Typ
Typ
25 °C 85 °C 105 °C
Max @ TA(1)
Unit
25 °C 85 °C 105 °C
72 MHz 45.7 48.6 50.0 52.0 25.5 27.5 28.1 28.8
64 MHz 40.6 43.6 44.5 46.4 22.7 24.6 25.2 25.9
External 48 MHz 30.8 33.6 34.1 35.5 17.3 19.0 19.5 20.0
clock (HSE 32 MHz 21.0 22.9 23.5 25.6 11.7 13.2 13.7 14.1
Supply
bypass) 24 MHz 16.0 16.8 18.0 18.9 9.0 10.4 10.8 11.4
current in
IDD
Run
mode,
8 MHz 5.4 5.6 6.1
1 MHz 1.1 1.2 1.7
7.2 3.3 3.3 3.8
2.7 0.8 0.9 1.3
4.2
mA
1.6
executing
from Flash
64 MHz 37.6 41.3 42.9 44.7 22.5 24.7 25.0 25.8
48 MHz 28.7 32.3 33.1 34.0 17.2 19.1 19.4 19.6
Internal
clock (HSI)
32 MHz
19.5
22.0
23.4
24.6 11.5 12.9 13.5
13.7
24 MHz 14.9 16.6 17.9 18.4 6.0 7.0 7.4 7.9
8 MHz 5.2 5.5 6.4 7.0 3.2 3.8 4.3 4.7
60/132
DocID025146 Rev 3