ST72F324J2TCRE 查看數據表（PDF） - STMicroelectronics

零件编号

产品描述 (功能)

生产厂家

ST72F324J2TCRE

8-bit MCU for automotive, 3.8 to 5.5V operating range with 8 to 32 Kbyte Flash, 10-bit ADC, 4 timers, SPI, SCI

STMicroelectronics 

Interrupts

7

Interrupts

ST72324xx-Auto

7.1

Introduction

The ST7 enhanced interrupt management provides the following features:

● Hardware interrupts

● Software interrupt (TRAP)

● Nested or concurrent interrupt management with flexible interrupt priority and level

management:

– up to 4 software programmable nesting levels

– up to 16 interrupt vectors fixed by hardware

) – 2 non-maskable events: RESET, TRAP

t(s This interrupt management is based on:

uc ● Bit 5 and bit 3 of the CPU CC register (I1:0)

d ● Interrupt software priority registers (ISPRx)

ro ● Fixed interrupt vector addresses located at the high addresses of the memory map

P (FFE0h to FFFFh) sorted by hardware priority order

te This enhanced interrupt controller guarantees full upward compatibility with the standard

le (not nested) ST7 interrupt controller.

Obso 7.2

Masking and processing flow

) - The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx

t(s registers which give the interrupt software priority level of each interrupt vector (see

Table 14). The processing flow is shown in Figure 16.

uc When an interrupt request has to be serviced:

rod ● Normal processing is suspended at the end of the current instruction execution.

P ● The PC, X, A and CC registers are saved onto the stack.

te● I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx

registers of the serviced interrupt vector.

ole● The PC is then loaded with the interrupt vector of the interrupt to service and the first

s instruction of the interrupt service routine is fetched (refer to Table 25: Interrupt

Ob mapping for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the

contents of the saved registers to be recovered from the stack.

Note:

As a consequence of the IRET instruction, the I1 and I0 bits will be restored from the stack

and the program in the previous level will resume.

42/193

Doc ID 13841 Rev 1

Share Link: