DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STM32WB35CEQ7ATR 查看數據表(PDF) - STMicroelectronics

零件编号
产品描述 (功能)
生产厂家
STM32WB35CEQ7ATR Datasheet PDF : 193 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Mode
Regulator CPU1
Table 8. STM32WB55xx and STM32WB35xx modes overview (continued)
Flash SRAM Clocks
DMA and peripherals(1)
Wakeup source Consumption(2)
Wakeup time
Stop 2
LPR
Standby
LPR
OFF
Shutdown OFF
RF, BOR, PVD, PVM
Reset pin, all I/Os
RTC, LCD, IWDG
RF, BOR, PVD, PVM
No
OFF
ON
LSE,
LSI
COMPx (x=1, 2)
LPUART1(8)
I2C3(9)
RTC, LCD, IWDG
COMPx (x=1, 2)
LPUART1
1.85 µA w/o RTC
2.1 µA w RTC
LPTIM1
I2C3
All other peripherals are frozen.
LPTIM1
5.71 µs
SRAM2a
RF, BOR, RTC, IWDG
0.32 µA w/o RTC
No
OFF
ON(10)
OFF
LSE,
LSI
All other peripherals are
powered off.
I/O configuration can be floating,
pull-up or pull-down
RF, Reset pin
5 I/Os (WKUPx)(11)
BOR, RTC, IWDG
0.60 µA w RTC
0.11 µA w/o RTC
0.390 µA w RTC
51 µs
RTC
No
OFF
OFF
LSE
All other peripherals are
powered off.
I/O configuration can be floating,
5 I/Os (WKUPx)(11),
RTC
0.028 µA w/o RTC
0.315 µA w/ RTC
-
pull-up or pull-down(12)
1. Available peripherals depend upon package, STM32WB35xx features one SPI, no LCD, no TSC and two wakeup pins. See Table 2: STM32WB55xx and STM32WB35xx
devices features and peripheral counts for more details.
2. Typical current at VDD = 1.8 V, 25 °C. for STOPx, SHUTDOWN and Standby, else VDD = 3.3 V, 25 °C.
3. The Flash memory controller can be placed in power-down mode if the RF subsystem is not in use and all the program is run from the SRAM.
4. Flash memory programming is only possible in Range 2 voltage.
5. The SRAM1 and SRAM2 clocks can be gated off independently.
6. HSE (32 MHz) automatically used when RF activity is needed by the RF subsystem.
7. HSI16 (16 MHz) automatically used by some peripherals.
8. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, Address match or Received frame event.
9. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
10. SRAM1 and SRAM2b are OFF.
11. I/Os with wakeup from Standby/Shutdown capability: PA0, PC13, PC12, PA2, PC5.
12. I/Os can be configured with internal pull-up, pull-down or floating but the configuration is lost immediately when exiting the Shutdown mode.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]