ADE3700XT View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ADE3700XT

Analog LCD Display Engine for XGA and SXGA Resolutions

STMicroelectronics 

ADE3700

Output Sequencer

2.11

Output Sequencer

The Output Sequencer module synchronizes timing for the output video interface. It allows sufficient

flexibility to support a broad range of Smart Panel applications as well using the Output Timing

Controller (TCON) module, refer to Section 2.12 for more details. The timing unit is based on

horizontal and vertical counters, which are locked with the input video stream.

Figure 5: Output Sequencer and Timing Controller Block Diagram

I2C Interface

timing unit

horizontal vertical

delay

signal generation

fixed (OSQ) programmable (TCON)

hs, vs, den

tcon [o:13]

vert_start

2.11.1 Frame Synchronization

Due to the limited pixel memory of the chip, the output active video needs to be perfectly

synchronized with the input active video. This mode of operation is called Frame Lock.

Figure 6: Frame Lock Operation

2.11.2 Timing Unit

The Timing Unit consists of a 12-bit horizontal and 12-bit vertical counter. It is synchronized with the

input video stream.

2.11.3 Signal Generation

The Signal Generation unit can generate all fixed control signals like hsync, vsync and data enable

as well as those required to run the internal data path. The fixed control signals appear on the

45/89

Share Link: