Output Sequencer
ADE3700
alternate output sync pins (AHS, AUS, ADE) for applications that do not require the more
sophisticated timing control provided by the programmable TCON module.
Table 16: Output Sequencer Registers (Sheet 1 of 2)
Register Name
OSQ_CONTROL
OSQ_CLOCK_FRAC
OSQ_OUT_HTOTAL_L
OSQ_OUT_HTOTAL_H
OSQ_OUT_VTOTAL_MIN_L
OSQ_OUT_VTOTAL_MIN_H
OSQ_VTOTAL_MAX_L
OSQ_VTOTAL_MAX_H
OSQ_VERTEN_DLY_E_L
OSQ_VERTEN_DLY_E_M
OSQ_VERTEN_DLY_E_H
Addr Mode Bits Default
Description
0x0BC1 R
R/W
R/W
R/W
[7]
[6] 0x0
[5] 0x0
[4] 0x0
R/W
[3] 0x0
OUT_VMAX detected, sticky bit
OUT_VMAX detect reset
Interlace Enable
Fractional Line Extend
0: +1
1: +2
Frame Lock Reference
0: Last Input Pixel
1: First Input Pixel
R/W
[2] 0x0
R
[1]
R/W
[0] 0x0
0x0BC2 R/W
0x0BC3 R/W
0x0BC4
R/W
0x0BC5 R/W
[7:0] 0x0
[7:0] 0x0
[7:4]
[3:0] 0x0
[7:0] 0x0
Frame Lock Selection
0: Last Line Variable
1: Fixed Line Length
Shutdown ready - current frame has completed,
panel can now be shut down
Run sequencer when 1, otherwise stop at the
end of the frame and set shutdown ready flag
(bit [1])
The fraction of lines (/256) that are extended
Nominal Output Horizontal Total [7:0]
Reserved
Nominal Output Horizontal Total [11:8]
minimum output vertical total, used to rearm for
vert_enab trigger [7:0]
0x0BC6
R/W
0x0BC7 R/W
0x0BC8
R/W
0x0BC9 R/W
[7:4]
[3:0] 0x0
[7:0] 0x0
[7:4]
[3:0] 0x0
[7:0] 0x0
0x0BCA R/W
0x0BCB
R/W
[7:0] 0x0
[7:4]
[3:0] 0x0
Reserved
Minimum Output Vertical Total, used to rearm
for vert_enab triggers [11:8]
Maximum Output Vertical Total, prevents panel
burn with loss of vert_enab trigger [7:0]
Reserved
Maximum Output Vertical Total, prevents panel
burn with loss of vert_enab triggers [11:8]
Delay of the VERT_ENAB signal to the reset of
the horizontal and vertical counters, even and
non-interlaced modes [15:0]
Reserved
Delay of the VERT_ENAB signal to the reset of
the horizontal and vertical counters, even and
non-interlaced [19:16]
46/89