DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ATMEGA64L-8MI View Datasheet(PDF) - Atmel Corporation

Part Name
Description
Manufacturer
ATMEGA64L-8MI Datasheet PDF : 363 Pages
First Prev 321 322 323 324 325 326 327 328 329 330 Next Last
ATmega64(L)
Two-wire Serial Interface Characteristics
Table 134 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega64 Two-wire Serial
Interface meets or exceeds these requirements under the noted conditions.
Timing symbols refer to Figure 156.
Table 134. Two-wire Serial Bus Requirements
Symbol
VIL
VIH
Vhys(1)
VOL(1)
tr(1)
tof(1)
tSP(1)
Ii
Ci(1)
fSCL
Parameter
Input Low-voltage
Input High-voltage
Hysteresis of Schmitt Trigger Inputs
Output Low-voltage
Rise Time for both SDA and SCL
Output Fall Time from VIHmin to VILmax
Spikes Suppressed by Input Filter
Input Current each I/O Pin
Capacitance for each I/O Pin
SCL Clock Frequency
Rp
Value of Pull-up resistor
Condition
3 mA sink current
10 pF < Cb < 400 pF(3)
0.1VCC < Vi < 0.9VCC
fCK(4) > max(16fSCL, 250 kHz)(5)
fSCL ≤ 100 kHz
fSCL > 100 kHz
Min
-0.5
0.7 VCC
0.05 VCC(2)
0
20 + 0.1Cb(3)(2)
20 + 0.1Cb(3)(2)
0
-10
–
0
-V---C----C----–-----0---,--4---V---
3mA
-V---C----C----–-----0---,--4---V---
3mA
tHD;STA Hold Time (repeated) START Condition
fSCL ≤ 100 kHz
fSCL > 100 kHz
4.0
0.6
tLOW
Low Period of the SCL Clock
fSCL ≤ 100 kHz(6)
4.7
fSCL > 100 kHz(7)
1.3
tHIGH
High period of the SCL clock
fSCL ≤ 100 kHz
4.0
fSCL > 100 kHz
0.6
fSCL ≤ 100 kHz
4.7
tSU;STA Set-up time for a repeated START condition
fSCL > 100 kHz
0.6
tHD;DAT
Data hold time
fSCL ≤ 100 kHz
0
fSCL > 100 kHz
0
tSU;DAT
Data setup time
fSCL ≤ 100 kHz
250
fSCL > 100 kHz
100
tSU;STO Setup time for STOP condition
fSCL ≤ 100 kHz
4.0
fSCL > 100 kHz
0.6
tBUF
Bus free time between a STOP and START
condition
fSCL ≤ 100 kHz
4.7
Notes:
1. In ATmega64, this parameter is characterized and not 100% tested.
2. Required only for fSCL > 100 kHz.
3. Cb = capacitance of one bus line in pF.
4. fCK = CPU clock frequency
Max
0.3 VCC
VCC + 0.5
–
0.4
300
250
50(2)
10
10
400
1----0---0----0---n---s--
Cb
3----0---0----n---s-
Cb
–
–
–
–
–
–
–
–
3.45
0.9
–
–
–
–
–
Units
V
V
V
V
ns
ns
ns
µA
pF
kHz
Ω
Ω
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
ns
ns
µs
µs
µs
2490G–AVR–03/04
329

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]