XMEGA A1
29.1.5
RAS
2P
3P
Row Access Strobe
2 Port Interface
3 Port Interface
Timer/Counter and AWEX functions
(SDRAM)
29.1.6
OCnx
OCnx
OCnxLS
OCnxHS
Communication functions
Output Compare Channel x for Timer/Counter n
Inverted Output Compare Channel x for Timer/Counter n
Output Compare Channel x Low Side for Timer/Counter n
Output Compare Channel x High Side for Timer/Counter n
29.1.7
SCL
SDA
SCLIN
SCLOUT
SDAIN
SDAOUT
XCKn
RXDn
TXDn
SS
MOSI
MISO
SCK
Serial Clock for TWI
Serial Data for TWI
Serial Clock In for TWI when external driver interface is enabled
Serial Clock Out for TWI when external driver interface is enabled
Serial Data In for TWI when external driver interface is enabled
Serial Data Out for TWI when external driver interface is enabled
Transfer Clock for USART n
Receiver Data for USART n
Transmitter Data for USART n
Slave Select for SPI
Master Out Slave In for SPI
Master In Slave Out for SPI
Serial Clock for SPI
Oscillators, Clock and Event
29.1.8
TOSCn
XTALn
CLKOUT
EVOUT
Debug/System functions
Timer Oscillator pin n
Input/Output for inverting Oscillator pin n
Peripheral Clock Output
Event Channel 0 Output
RESET
PDI_CLK
PDI_DATA
TCK
Reset pin
Program and Debug Interface Clock pin
Program and Debug Interface Data pin
JTAG Test Clock
50
8067L–AVR–08/10