DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CS8900A-CQZ View Datasheet(PDF) - Cirrus Logic

Part Name
Description
Manufacturer
CS8900A-CQZ
Cirrus-Logic
Cirrus Logic 
CS8900A-CQZ Datasheet PDF : 138 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
CS8900A
Crystal LAN™ Ethernet Controller
The lower three bytes (0030h, 0031h, and 0032h) of the Boot PROM Base Address register are used for the 20-bit
Boot PROM base address. The upper three nibbles are reserved. See Section 3.6 on page 26.
After reset, if no EEPROM is found by the CS8900A, then the register has the following initial state. If an EEPROM
is found, then the register's initial value may be set by the EEPROM. See Section 3.3 on page 19.
Reset value is: XXXX XXXX XXXX 0000 0000 0000 0000 0000
4.3.10 Boot PROM Address Mask
(Read/Write, Address: PacketPage base + 0034h)
Address 0037h
Reserved
Address 0036h
Address 0035h
The most significant nibble of
Boot PROM mask address.
The high-order nibble is
reserved.
Contains portion of Boot PROM
mask address. The lower-order
nibble must be written as 0h.
Address 0034h
The least significant byte of
the Boot PROM mask
address. Must be written as
00h.
The Boot PROM address mask register indicates the size of the attached Boot PROM and is limited to 4K bit incre-
ments. The lower 12 bits of the Address Mask are ignored, and should be 000h. The next lowest-order bits describe
the size of the PROM. The upper three nibbles are reserved.
For example:
Size of Boot PROM
4k bits
8k bits
16k bits
Register value
XXXX XXXX XXXX 1111 1111 0000 0000 0000
XXXX XXXX XXXX 1111 1110 0000 0000 0000
XXXX XXXX XXXX 1111 1100 0000 0000 0000
See Section 3.6 on page 26.
After reset, if no EEPROM is found by the CS8900A, then the register has the following initial state. If an EEPROM
is found, then the register's initial value may be set by the EEPROM. See Section 3.3 on page 19.
Reset value is: XXXX XXXX XXXX 0000 0000 0000 0000 0000
4.3.11 EEPROM Command
(Read/Write, Address: PacketPage base + 0040h)
7
6
5
4
3
2
1
0
ADD7 to ADD0
F
E
D
C
B
A
9
8
Reserved
ELSEL
OB1
OB0
This register is used to control the reading, writing and erasing of the EEPROM. See Section 3.5.
ADD7-ADD0
Address of the EEPROM word being accessed.
OB1,OB0
Indicates the Opcode of the command being executed. See Table 8.
ELSEL
External logic select: When clear, the EECS pin is used to select the EEPROM. When set, the
ELCS pin is used to select the external LA decode circuit.
Reserved
Reserved and must be written as 0.
CIRRUS LOGIC PRODUCT DATASHEET
DS271F4
47

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]