M45PE40-VMP6TP View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
M45PE40-VMP6TP
STMicroelectronics
M45PE40-VMP6TP Datasheet PDF : 35 Pages
| |||
M45PE40
Table 13. AC Characteristics (33MHz operation)
33MHz only available for products marked since week 40 of 2005(4)
Test conditions specified in Table 8. and Table 9.
Symbol
Alt.
Parameter
Min.
Typ.
Max.
Unit
Clock Frequency for the following
fC
fC
instructions: FAST_READ, PW, PP,
PE, SE, DP, RDP, WREN, WRDI,
D.C.
RDSR
33
MHz
fR
Clock Frequency for READ
instructions
D.C.
20
MHz
tCH (1)
tCLH
Clock High Time
13
ns
tCL (1)
tCLL
Clock Low Time
Clock Slew Rate 2 (peak to peak)
13
0.03
ns
V/ns
tSLCH
tCSS
S Active Setup Time (relative to C)
10
ns
tCHSL
S Not Active Hold Time (relative to C)
10
ns
tDVCH
tDSU
Data In Setup Time
3
ns
tCHDX
tDH
Data In Hold Time
5
ns
tCHSH
S Active Hold Time (relative to C)
5
ns
tSHCH
S Not Active Setup Time (relative to C)
5
ns
tSHSL
tCSH
S Deselect Time
200
ns
tSHQZ (2)
tDIS
Output Disable Time
tCLQV
tV
Clock Low to Output Valid
tCLQX
tHO
Output Hold Time
0
tTHSL
Top Sector Lock Setup Time
50
tSHTL
Top Sector Lock Hold Time
100
12
ns
12
ns
ns
ns
ns
tDP (2)
tRDP (2)
tPW (3)
S to Deep Power-down
S High to Standby Power mode
Page Write Cycle Time (256 Bytes)
Page Write Cycle Time (n Bytes)
3
µs
30
µs
11
10.2+
25
ms
n*0.8/256
tPP (3)
Page Program Cycle Time (256 Bytes)
Page Program Cycle Time (n Bytes)
1.2
0.4+
5
ms
n*0.8/256
tPE
Page Erase Cycle Time
10
20
ms
tSE
Sector Erase Cycle Time
1
5
s
Note: 1. tCH + tCL must be greater than or equal to 1/ fC
2. Value guaranteed by characterization, not 100% tested in production.
3. When using PP and PW instructions to update consecutive Bytes, optimized timings are obtained with one sequence including all
the Bytes versus several sequences of only a few Bytes. (1 ≤n ≤256)
4. Details of how to find the date of marking are given in Application Note, AN1995.
28/35
Share Link: 