MH8S72PHC-10 View Datasheet(PDF) - MITSUBISHI ELECTRIC

Part Name

Description

Manufacturer

MH8S72PHC-10

603979776-BIT (8388608 - WORD BY 72-BIT)SynchronousDRAM

MITSUBISHI ELECTRIC  

Preliminary Spec.

Some contents are subject to change without notice.

MITSUBISHI LSIs

MH8S72PHC -7,-8,-10

603979776-BIT (8388608 - WORD BY 72-BIT)SynchronousDRAM

SELF REFRESH

Self-refresh mode is entered by issuing a REFS command (/CS=/RAS=/CAS=L,

/WE=H, CKE=L). Once the self-refresh is initiated, it is maintained as log as CKE is

kept low.During the self-refresh mode, CKE is asynchronous and the only enabled

input , all other inputs including CK are disabled and ignored, so that power

consumption due to synchronous inputs is saved. To exit the self-refresh, supplying

stable CK inputs, asserting DESEL or NOP command and then asserting

CKE(REFSX) for longer than tSRX. After tRC from REFSX all banks are in the idle

state and a new command can be issued after tRC, but DESEL or NOP commands

must be asserted till then.

CK

/S

/RAS

/CAS

/WE

CKE

A0-11

BA0,1

Self-Refresh

Stable CK

NOP

tSRX

new command

X

00

Self Refresh Entry

Self Refresh Exit

minimum tRC

+1 CLOCK

for recovery

MIT-DS-0283-0.0

MITSUBISHI

ELECTRIC

( 28 / 55 )

9/ Dec. /1998

Share Link: